AMD XCKU095-1FFVB1760C
- Part No.:
- XCKU095-1FFVB1760C
- Manufacturer:
- AMD
- Category:
- FPGAs (Field Programmable Gate Array)
- Package:
- 1760-BBGA, FCBGA
- Datasheet:
-
XCKU095-1FFVB1760C.pdf
- Description:
- IC FPGA 702 I/O 1760FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,382
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XCKU095-1FFVB1760C from AMD is a high-performance Kintex UltraScale FPGA featuring 942,000 logic cells, 5,520 DSP slices, and 64.2 Mb of block RAM. It supports PCIe Gen3 x16, 28.3 Gb/s transceivers, and DDR4 memory interfaces up to 2400 MT/s. It is deployed in high-bandwidth data acceleration and real-time signal processing systems.
For engineers reviewing the XCKU095-1FFVB1760C datasheet, pinout, applications, or equivalent options, key selection criteria include transceiver line rate, on-chip memory depth, I/O voltage support (1.2 V/1.35 V/1.8 V), and thermal design power (29.5 W typical).
Technical Context
The XCKU095-1FFVB1760C implements a heterogeneous architecture with programmable logic, hardened IP blocks for PCIe Gen3, Ethernet MACs, and memory controllers, and scalable transceiver banks supporting PAM4 and NRZ signaling. Its UltraScale+ architecture enables time-division multiplexing across I/O banks and dynamic reconfiguration via partial reconfiguration bitstreams.
It integrates 24 clock management tiles (CMTs) with MMCM and PLL resources, supports JTAG and ICAP configuration interfaces, and complies with IEEE 1149.1 and 1532 standards for boundary-scan and programming. Configuration occurs via quad-SPI, BPI, or SelectMAP interfaces with AES-256 bitstream encryption.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Cells | 942,000 - total configurable LUT-based resources for combinatorial and sequential logic implementation |
| DSP Slices | 5,520 - fixed-point arithmetic units supporting 27×18 multiply-accumulate with pipeline control |
| Block RAM | 64.2 Mb - distributed and block RAM usable for FIFOs, buffers, and lookup tables with byte-write enable |
| Transceiver Max Rate | 28.3 Gb/s - per-lane serial line rate enabling 100G Ethernet and CPRI over 4 lanes |
| I/O Standards | LVCMOS, SSTL, HSTL, MIPI, differential LVDS - supports mixed-voltage interface domains on same bank |
| TDP | 29.5 W - typical thermal design power at full utilization, requiring active heatsink and airflow |
| Configuration Interface | Quad-SPI, BPI, SelectMAP - determines boot source flexibility and secure update capability |
Pinout & Package
The XCKU095-1FFVB1760C is housed in a 1760-pin FCBGA package (Fine-Pitch Column Grid Array) with 35 mm × 35 mm body size, 0.8 mm pitch, and thermal lid. It features 624 user I/O pins distributed across 24 banks, each supporting independent VCCO and VREF settings.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MIO[0:15] | Multiplexed I/O | Configurable as PS peripherals (UART, SPI, I2C, SDIO) or PL-connected general-purpose I/O |
| GTYP/GTXP | Transceiver Differential Pair | High-speed serial lanes supporting 28.3 Gb/s NRZ; requires AC-coupling and controlled impedance routing |
| VRP/VRN | Voltage Reference | Bank-specific reference voltage inputs for SSTL/HSTL termination calibration |
| INIT_B | Configuration Status | Open-drain output indicating configuration completion or error during startup |
| PROGRAM_B | Configuration Reset | Active-low input that clears configuration memory and initiates reconfiguration sequence |
Key Features
| Feature | Design Value |
|---|---|
| Partial Reconfiguration Support | Enables runtime logic swapping without system reset-critical for adaptive radar and protocol gateways |
| AES-256 Bitstream Encryption | Hardware-accelerated decryption prevents unauthorized configuration and intellectual property theft |
| PCIe Gen3 x16 Hard IP | Reduces RTL integration effort and timing closure risk for host interface subsystems |
| UltraScale+ Memory Controller | Native DDR4/DDR3/LPDDR4 support with ECC, eliminating external PHY and reducing latency |
| Dynamic Power Management | Per-bank I/O power gating and clock gating reduce active power by up to 35% in burst-mode workloads |
Applications
| 5G Radio Unit | AI Inference Accelerator |
|---|---|
Use Scenario: Real-time beamforming and massive MIMO baseband processing in 5G NR infrastructure. IC Role / Device Role / Timing Role: FPGA fabric executes channel estimation, precoding, and OFDM modulation/demodulation pipelines. Use Value: 28.3 Gb/s transceivers interface directly with RFICs; 5,520 DSP slices sustain 128-stream FFT/IFFT at sub-100 µs latency. | Use Scenario: Low-latency inference engine for vision models in edge servers and smart cameras. IC Role / Device Role / Timing Role: Configurable logic implements custom tensor operators and memory-mapped DMA engines. Use Value: 64.2 Mb block RAM enables on-die weight buffering; PCIe Gen3 x16 provides 16 GT/s host-to-accelerator bandwidth. |
| High-Frequency Trading Engine | Test & Measurement Instrumentation |
Use Scenario: Deterministic packet parsing, order matching, and market data filtering at microsecond resolution. IC Role / Device Role / Timing Role: Time-critical state machines and low-jitter clock domain crossing between 10GbE and DDR4 subsystems. Use Value: 24 CMTs deliver sub-10 ps jitter clocks; partial reconfiguration allows algorithm updates without trading downtime. | Use Scenario: Modular oscilloscope and protocol analyzer with multi-channel sampling and real-time decoding. IC Role / Device Role / Timing Role: High-speed ADC interface controller and real-time serial protocol decoder (PCIe, USB3, SATA). Use Value: LVDS I/O supports 1.25 GSPS sampling; hardened Ethernet MAC enables remote control and waveform streaming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-end FPGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| XCKU115-2FLVD1924E | Higher logic density (1,340K LC), 29.5 Gb/s transceivers, 1924-pin FCBGA, higher TDP (42 W) | Used where larger gate count and additional transceiver lanes are required for multi-protocol aggregation | Select when >1M logic cells or >40 transceiver lanes are needed; requires revised thermal and PCB layout |
| XCKU060-2FFVA1156I | Fewer logic cells (562K), lower transceiver count (20 lanes), 1156-pin FCBGA, industrial temp grade (-40°C to +100°C) | Targeted at ruggedized embedded systems with extended temperature operation and moderate bandwidth needs | Choose for cost-sensitive, thermally constrained, or extended-temperature deployments where full XCKU095 capacity is unused |
Compared with XCKU095-1FFVB1760C, the XCKU115 offers greater scalability at higher power and board area cost, while the XCKU060 trades capacity and speed for thermal robustness and footprint reduction-enabling tiered platform design across performance bands.
Availability
XCKU095-1FFVB1760C is available at Aetrix Electronics and suitable for 5G infrastructure, AI acceleration, and high-frequency trading systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for XCKU095-1FFVB1760C includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
AMD is a global semiconductor company focused on high-performance computing, adaptive SoCs, and datacenter acceleration technologies.
The Kintex UltraScale family delivers optimized balance of logic capacity, transceiver bandwidth, and power efficiency for compute-intensive, I/O-rich applications including wired/wireless infrastructure and real-time analytics.
FAQ
What is the maximum supported DDR4 data rate for XCKU095-1FFVB1760C?
XCKU095-1FFVB1760C supports DDR4 memory interfaces up to 2400 MT/s with native controller hard IP. This includes support for x4/x8/x16 configurations, on-die termination, and ECC. The memory controller is integrated into the UltraScale+ architecture and does not require external PHY components. XCKU095-1FFVB1760C achieves this rate using calibrated I/O banks with programmable drive strength and fine-grained timing controls.
Does XCKU095-1FFVB1760C support partial reconfiguration?
Yes, XCKU095-1FFVB1760C fully supports partial reconfiguration through Vivado Design Suite tools. This capability allows dynamic swapping of logic modules without resetting the entire device. XCKU095-1FFVB1760C uses frame-based bitstream loading and hierarchical design partitioning to isolate reconfigurable regions. Applications such as protocol adaptation and real-time filter updates rely on this feature in XCKU095-1FFVB1760C-based systems.
What configuration modes are supported by XCKU095-1FFVB1760C?
XCKU095-1FFVB1760C supports Quad-SPI, BPI, and SelectMAP configuration modes. Quad-SPI enables fast boot from serial flash with single- or dual-image fallback. BPI mode supports parallel NOR flash with high throughput. SelectMAP allows host processor-driven configuration via 8-/16-bit parallel bus. All modes support AES-256 encrypted bitstreams. XCKU095-1FFVB1760C also supports JTAG for debugging and ICAP for runtime reconfiguration.
What is the operating temperature range for XCKU095-1FFVB1760C?
XCKU095-1FFVB1760C is rated for commercial temperature operation: 0°C to +85°C ambient. Its thermal design power is specified at 29.5 W under typical workload conditions. Adequate airflow and a properly mounted heatsink are required to maintain junction temperature within safe limits. XCKU095-1FFVB1760C includes on-die temperature sensors and thermal shutdown circuitry. Derating guidelines apply above 65°C ambient.
How many transceiver quads does XCKU095-1FFVB1760C include?
XCKU095-1FFVB1760C contains 32 transceiver quads, delivering up to 128 transceiver lanes. Each quad supports NRZ signaling up to 28.3 Gb/s and PAM4 up to 56 Gb/s. Transceiver banks are grouped into four I/O columns with independent power and reference voltage domains. XCKU095-1FFVB1760C uses GTY transceivers with built-in PRBS generators, eye monitors, and adaptive equalization for signal integrity optimization.
XCKU095-1FFVB1760C Specifications
- Product attributes
- Attribute value
- Manufacturer:
- AMD
- Series:
- Kintex® UltraScale™
- Package/Case:
- 1760-BBGA, FCBGA
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Number of LABs/CLBs:
- 67200
- Number of Logic Elements/Cells:
- 1176000
- Total RAM Bits:
- 60518400
- Number of I/O:
- 702
- Number of Gates:
- -
- Voltage - Supply:
- 0.922V ~ 0.979V
- Mounting Type:
- Surface Mount
- Operating Temperature:
- 0°C ~ 85°C (TJ)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 1760-FCBGA (42.5x42.5)
XCKU095-1FFVB1760C FAQ
1.How can I place an order for XCKU095-1FFVB1760C through Aetrix?
Please submit a Request for Quotation (RFQ) for XCKU095-1FFVB1760C on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XCKU095-1FFVB1760C reliable?
The price and inventory of XCKU095-1FFVB1760C are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XCKU095-1FFVB1760C is usually 5 days.
3.What payment methods are accepted for XCKU095-1FFVB1760C?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XCKU095-1FFVB1760C transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XCKU095-1FFVB1760C?
XCKU095-1FFVB1760C orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XCKU095-1FFVB1760C order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XCKU095-1FFVB1760C?
For technical support, including XCKU095-1FFVB1760C datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XCKU095-1FFVB1760C requirements.
6.How does Aetrix verify that XCKU095-1FFVB1760C is sourced from the original manufacturer or authorized distributors?
All XCKU095-1FFVB1760C products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XCKU095-1FFVB1760C meets industry standards.
7.What is the process for return or replacement of XCKU095-1FFVB1760C?
All XCKU095-1FFVB1760C units undergo pre-shipment inspection (PSI). If there is an issue with XCKU095-1FFVB1760C, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XCKU095-1FFVB1760C part is unused and in its original packaging.
Return procedure for XCKU095-1FFVB1760C:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XCKU095-1FFVB1760C Tags

-
ICE40LP384-SG32
Lattice Semiconductor Corporation

-
ICE40UL640-CM36AI
Lattice Semiconductor Corporation

-
ICE40UL1K-CM36AI
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG32C
Lattice Semiconductor Corporation

-
10M02DCV36C8G
Intel

-
LCMXO2-256HC-4SG32I
Lattice Semiconductor Corporation

-
ICE5LP1K-SG48ITR
Lattice Semiconductor Corporation

-
ICE40LP1K-CM36
Lattice Semiconductor Corporation

-
LCMXO2-256ZE-1SG32I
Lattice Semiconductor Corporation

-
LCMXO2-256HC-4SG48I
Lattice Semiconductor Corporation
-
ICE40LP1K-CM81
Lattice Semiconductor Corporation

-
T20W80I4
Efinix, Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
