Texas Instruments XOMAPL137AZKB3
- Part No.:
- XOMAPL137AZKB3
- Manufacturer:
- Texas Instruments
- Category:
- Microprocessors
- Package:
- 256-BGA
- Datasheet:
-
XOMAPL137AZKB3.pdf
- Description:
- IC MPU OMAP-L1X 300MHZ 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,938
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XOMAPL137AZKB3 from Texas Instruments is a dual-core low-power applications processor integrating a 375/456-MHz ARM926EJ-S RISC MPU and a 375/456-MHz TMS320C674x VLIW DSP on a single die, with 16KB instruction cache, 16KB data cache, and 128KB shared RAM - deployed in professional audio systems requiring real-time audio processing, network streaming, and rich OS support.
For engineers reviewing the XOMAPL137AZKB3 datasheet, XOMAPL137AZKB3 pinout, XOMAPL137AZKB3 application, or XOMAPL137AZKB3 equivalent, key selection criteria include dual-core clock scaling (1.2V/1.3V), EMAC + RMII + MDIO connectivity, triple McASP with FIFO and DIT capability, USB 2.0 OTG + USB 1.1 OHCI integration, and 256-ball ZKB PBGA packaging for high-density embedded audio SoC designs.
Technical Context
The XOMAPL137AZKB3 implements a tightly coupled dual-subsystem architecture: the ARM926EJ-S handles OS services, UI, and peripheral control using ARMv5TEJ instructions, MMU, and 8KB vector RAM, while the C674x DSP executes signal-intensive tasks with IEEE SP/DP floating-point, mixed-precision multiply, and 3648 MIPS / 2736 MFLOPS peak performance at 456 MHz.
Memory hierarchy includes L1P/L1D (32KB each), 256KB unified L2 RAM/cache, 64KB ROM, and dedicated 128KB shared RAM accessible by both cores and EDMA3 - enabling zero-copy audio buffer transfers between McASP peripherals and DSP processing engines without bus contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Dual-core: ARM926EJ-S + TMS320C674x VLIW DSP - enables concurrent Linux execution and real-time audio algorithm offload |
| Max Clock Frequency | 456 MHz (at 1.3V) or 375 MHz (at 1.2V) - supports dynamic voltage/frequency scaling for thermal and power optimization |
| On-Chip Memory | 16KB I-Cache + 16KB D-Cache (ARM); 32KB L1P + 32KB L1D + 256KB L2 (DSP); 128KB shared RAM - eliminates external SRAM for boot and low-latency buffers |
| Audio Interfaces | 3× McASP with 16/12/4 serializers, FIFO, TDM/I2S/DIT support - enables multi-channel digital audio I/O for A/V receivers and soundbars |
| Connectivity | 10/100 Mbps EMAC with RMII + MDIO; USB 2.0 OTG + USB 1.1 OHCI; 2× I2C; 3× UART (one with RTS/CTS); 2× SPI - provides full network, host, and peripheral control stack |
| Package | 256-ball PBGA (ZKB), 17.0 × 17.0 mm, 1.0-mm pitch - compatible with industrial reflow profiles and high-pin-count audio SoC layouts |
| Operating Temperature | Industrial (-40°C to 85°C) and extended temperature options - validated for automotive amplifier and home theatre system deployment |
Pinout & Package
Package: 256-ball Pb-free plastic ball grid array (PBGA), ZKB suffix, 17.0 mm × 17.0 mm body size, 1.0-mm ball pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | DSP/ARM core supply | 1.2V or 1.3V regulated input - must be sequenced before I/O and analog supplies per power-on timing requirements |
| VDD_IO | I/O bank supply | 3.3V for general-purpose I/Os; 1.8V required only for USB PHY pins - enables mixed-voltage interface design |
| CLKIN | External reference clock input | Accepts 24–48 MHz crystal or oscillator - feeds PLLs generating core, memory, and peripheral clocks |
| EMAC_RXD[3:0] | Ethernet MAC receive data | 4-bit RMII interface - connects directly to external PHY without MII-to-RMII bridge logic |
| MCASP0_AXR[15:0] | McASP0 serial data I/O | 16-bit bidirectional serializer - supports TDM slot mapping for up to 32-channel audio capture/playback |
Key Features
| Feature | Design Value |
|---|---|
| Dual-core asymmetric multiprocessing | ARM handles Linux kernel, file system, and UI; C674x DSP runs real-time FIR/IIR filters, FFT, and Dolby decoding without OS scheduling latency |
| Triple McASP with DIT capability | McASP2 supports S/PDIF transmit via Digital Interface Transmitter - enables direct optical/coaxial digital audio output without external encoder |
| EDMA3 with 32 channels + 8 QDMA | Hardware-accelerated zero-CPU audio data movement between McASP FIFOs, L2 RAM, and DDR via EMIFA/EMIFB - sustains >100 Mbps sustained throughput |
| Programmable Real-Time Unit Subsystem (PRUSS) | Two independent 32-bit RISC PRU cores with 4KB IRAM + 512B DRAM each - offloads GPIO timing-critical tasks (e.g., LED dimming, PWM sync) from ARM/DSP |
| USB 2.0 OTG + USB 1.1 OHCI | Single-chip support for host (mass storage, HID) and device (audio class, CDC) modes - eliminates external USB switch or hub ICs in portable audio docks |
Applications
| Professional Audio Mixer | A/V Receiver |
|---|---|
Use Scenario: Multi-input, multi-output digital mixing console with effects processing and networked control. IC Role / Device Role / Timing Role: XOMAPL137AZKB3 serves as main SoC - ARM runs Linux-based mixer GUI and network stack; C674x DSP performs real-time EQ, compression, and reverb with sub-100 µs latency. Use Value: Integrated McASP FIFOs and EDMA3 eliminate external DMA controllers, reducing BOM count while sustaining 96 kHz/24-bit 32-channel I/O. |
Use Scenario: 7.1-channel surround sound receiver with HDMI passthrough, streaming services, and room correction. IC Role / Device Role / Timing Role: XOMAPL137AZKB3 acts as audio subsystem controller - ARM manages DLNA/Spotify SDK and HDMI CEC; DSP executes Dirac Live or Audyssey MultEQ calibration algorithms. Use Value: Dual McASP interfaces enable simultaneous HDMI audio extraction (via SPDIF-in) and multi-zone analog output generation without external audio switches. |
| Automotive Infotainment Head Unit | Network Streaming Soundbar |
Use Scenario: In-vehicle head unit supporting Bluetooth audio, Android Auto, and vehicle CAN bus integration. IC Role / Device Role / Timing Role: XOMAPL137AZKB3 functions as central multimedia processor - ARM hosts Android Automotive OS; DSP handles echo cancellation and noise suppression for hands-free calling. Use Value: On-chip 10/100 EMAC with RMII enables direct connection to automotive Ethernet PHYs for OTA updates and telematics, avoiding external MAC+PHY ICs. |
Use Scenario: Wi-Fi/Bluetooth-enabled soundbar with multi-room audio sync and voice assistant integration. IC Role / Device Role / Timing Role: XOMAPL137AZKB3 operates as standalone audio endpoint - ARM runs lightweight RTOS for network stack and voice wake word detection; DSP processes beamforming and spatial audio rendering. Use Value: USB 2.0 OTG allows direct firmware updates via USB flash drive, while integrated PRUSS manages IR remote decoding and LED status indicators without ARM interrupt overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core audio SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OMAP-L138AZKHA | Same silicon revision and package; supports identical peripherals but rated for 300–456 MHz across wider voltage range (1.1–1.3V) | Better suited for thermally constrained industrial enclosures where dynamic voltage scaling below 1.2V is required | Select OMAP-L138AZKHA when operating ambient exceeds 70°C and tighter VDD_CORE regulation is needed |
| TMS320DM8168ZCEA | Higher-performance C674x+ DSP (1.8 GHz), dual ARM Cortex-A8, integrated HD video engine, larger L3 cache - but no McASP DIT mode and larger 361-ball package | Targeted at AV receivers with 4K video pass-through and advanced audio/video synchronization | Choose TMS320DM8168ZCEA only if video acceleration and >1 Gbps PCIe connectivity are mandatory - adds cost and layout complexity |
Compared with OMAP-L138AZKHA, XOMAPL137AZKB3 offers identical feature set at fixed 375/456 MHz bins and simplified power sequencing; versus TMS320DM8168ZCEA, it delivers lower power, smaller footprint, and McASP-specific DIT capability critical for pure-audio designs - making XOMAPL137AZKB3 optimal for cost-sensitive, thermally constrained audio endpoints.
Availability
XOMAPL137AZKB3 is available at Aetrix Electronics and suitable for professional audio mixers, A/V receivers, automotive infotainment head units, and network streaming soundbars requiring stable component supply and long-term industrial lifecycle support.
Supply support for XOMAPL137AZKB3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and consumer markets since 1930.
The OMAP-L137 product line was designed specifically for low-power, high-fidelity audio applications - combining ARM software flexibility with C674x DSP computational precision to replace discrete MCU+DSP architectures in A/V and automotive audio systems.
FAQ
What is the maximum supported SDRAM capacity for XOMAPL137AZKB3?
XOMAPL137AZKB3 supports up to 128 MB via EMIFA (16-bit SDRAM) and up to 256 MB via EMIFB (32-bit SDRAM). The EMIFB interface operates at higher bandwidth and is recommended for main application memory, while EMIFA targets NAND/NOR flash and legacy peripherals. Both interfaces are independently configurable in the SYSCFG module.
Does XOMAPL137AZKB3 support secure boot or cryptographic acceleration?
XOMAPL137AZKB3 does not include hardware cryptographic accelerators or secure boot ROM. Boot security relies on external mechanisms such as encrypted image loading via UART/SD/MMC and software-based signature verification in ARM-side bootloader. The device supports JTAG boundary scan and ETB trace for debug, but lacks AES/SHA engines or TRNG found in later TI processors.
Can XOMAPL137AZKB3 run Linux distributions like Ångström or Yocto?
Yes, XOMAPL137AZKB3 is fully supported by TI's Linux SDK (v3.x and earlier) and community Yocto BSP layers. The ARM926EJ-S core with MMU, 16KB caches, and 64KB ROM enables booting u-boot → Linux kernel → userspace with full POSIX compliance. Verified configurations include ALSA audio stack, RTNet for deterministic Ethernet, and Qt-based UI frameworks.
What is the role of the PRUSS in XOMAPL137AZKB3, and how is it accessed?
The Programmable Real-Time Unit Subsystem (PRUSS) in XOMAPL137AZKB3 consists of two independent 32-bit RISC PRU cores, each with 4KB instruction RAM and 512B data RAM. It is accessed via memory-mapped registers from ARM or DSP over the internal interconnect - used for time-critical I/O (e.g., PWM sync, GPIO bit-banging, IR decoding) without CPU intervention or interrupt latency.
Is XOMAPL137AZKB3 pin-compatible with other OMAP-L13x variants like OMAP-L132 or OMAP-L131?
No, XOMAPL137AZKB3 is not pin-compatible with OMAP-L131 or OMAP-L132. While all share the ZKB 256-ball PBGA package, pin functions differ significantly - especially for McASP, EMAC, and USB signals. The OMAP-L137 has unique McASP2 DIT functionality and dual USB PHY routing not present in earlier L13x devices, requiring dedicated PCB layout.
XOMAPL137AZKB3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 256-BGA
- Series:
- OMAP-L1x
- Packaging:
- Tube
- Product Status:
- Obsolete
- Core Processor:
- ARM926EJ-S
- Number of Cores/Bus Width:
- 1 Core, 32-Bit
- Speed:
- 300MHz
- Co-Processors/DSP:
- Signal Processing; C674x, System Control; CP15
- RAM Controllers:
- SDRAM
- Graphics Acceleration:
- No
- Display & Interface Controllers:
- LCD
- Ethernet:
- 10/100Mbps (1)
- SATA:
- -
- USB:
- USB 1.1 + PHY (1), USB 2.0 + PHY (1)
- Voltage - I/O:
- 1.8V, 3.3V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Security Features:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-BGA
- Additional Interfaces:
- HPI, I2C, McASP, MMC/SD, SPI, UART
XOMAPL137AZKB3 FAQ
1.How can I place an order for XOMAPL137AZKB3 through Aetrix?
Please submit a Request for Quotation (RFQ) for XOMAPL137AZKB3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XOMAPL137AZKB3 reliable?
The price and inventory of XOMAPL137AZKB3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XOMAPL137AZKB3 is usually 5 days.
3.What payment methods are accepted for XOMAPL137AZKB3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XOMAPL137AZKB3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XOMAPL137AZKB3?
XOMAPL137AZKB3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XOMAPL137AZKB3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XOMAPL137AZKB3?
For technical support, including XOMAPL137AZKB3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XOMAPL137AZKB3 requirements.
6.How does Aetrix verify that XOMAPL137AZKB3 is sourced from the original manufacturer or authorized distributors?
All XOMAPL137AZKB3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XOMAPL137AZKB3 meets industry standards.
7.What is the process for return or replacement of XOMAPL137AZKB3?
All XOMAPL137AZKB3 units undergo pre-shipment inspection (PSI). If there is an issue with XOMAPL137AZKB3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XOMAPL137AZKB3 part is unused and in its original packaging.
Return procedure for XOMAPL137AZKB3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XOMAPL137AZKB3 Tags

-
AT91SAM9260B-CU-999
Microchip Technology

-
AT91SAM9G25-CU
Microchip Technology

-
ATSAMA5D27C-CU
Microchip Technology

-
AT91SAM9X35-CU
Microchip Technology

-
AT91SAM9X25-CU
Microchip Technology

-
MCIMX6Y2CVM08AB
NXP Semiconductors
-
AM3352BZCZ100
Texas Instruments

-
AT91SAM9260B-CU
Microchip Technology

-
AT91SAM9260B-QU
Microchip Technology

-
ATSAMA5D31A-CU
Microchip Technology

-
AT91SAM9G20B-CU-999
Microchip Technology

-
MCIMX6Y2CVM05AB
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

