My Inquiry
My Account
Texas Instruments XRM46L852PGET
- Part No.:
- XRM46L852PGET
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
XRM46L852PGET.pdf
- Description:
- IC MCU 16/32BIT 1.25MB 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,937
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XRM46L852PGET from Texas Instruments is a safety-certified 32-bit ARM Cortex-R4F microcontroller designed for real-time control in functional-safety-critical systems. It delivers 220 MHz operation, 1.25 MB flash with ECC, 192 KB RAM with ECC, and integrates dual-lockstep CPUs, BIST, FMPLL clocking, and three DCAN controllers - deployed in industrial PLCs, medical infusion pumps, and wind turbine controllers.
For engineers reviewing the XRM46L852PGET datasheet, XRM46L852PGET pinout, XRM46L852PGET application, or XRM46L852PGET equivalent, key selection criteria include ASIL-D readiness, integrated N2HET timing coprocessors (40-channel total), ePWM/eCAP/eQEP motor-control peripherals, 144-pin LQFP package compatibility, and support for 10/100 Ethernet, USB 2.0 host/device, and LIN 2.1 interfaces.
Technical Context
The XRM46L852PGET implements a dual-CPU lockstep architecture with built-in BIST and ECC on both flash and SRAM to meet IEC 61508 SIL-3 and ISO 26262 ASIL-D requirements. Its two N2HET modules (N2HET1: 32 channels; N2HET2: 18 channels) operate independently with dedicated HTUs and MPUs for deterministic real-time I/O timing.
It features two 12-bit MibADCs (24 total inputs, 64-word parity-protected buffers each), seven ePWM modules (14 outputs with deadband and trip-zone), six eCAP modules, and two eQEP modules - all synchronized via shared event triggers and DMA pathways managed by a 16-channel controller with MPU-protected transfers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F, 220 MHz, 365 DMIPS, FPU with single/double precision, 12-region MPU |
| Memory | 1.25 MB flash (ECC), 192 KB RAM (ECC), 64 KB emulated EEPROM (ECC) |
| Safety Features | Dual lockstep CPUs, CPU/RAM BIST, ECC on flash/RAM, parity on peripheral memories, error signaling module with nERROR pin |
| Timing Peripherals | N2HET1 (32 channels), N2HET2 (18 channels), 7× ePWM (14 outputs), 6× eCAP, 2× eQEP |
| Analog & I/O | 2× 12-bit MibADC (24 inputs, 64-word buffers), 16 GPIO, 144-pin LQFP (PGE) package |
| Communication | 3× DCAN (CAN 2.0A/B), 10/100 Ethernet (MII/RMII/MDIO), 2× USB 2.0 (1 host + 1 device), 3× MibSPI, 2× SPI, 2× SCI (1 with LIN 2.1), 1× I2C |
Pinout & Package
Package: 144-pin LQFP (PGE), 20.0 mm × 20.0 mm, green RoHS-compliant body. Thermal pad not present; lead-free finish.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1–4, 141–144 | Ground (VSS) | System and analog ground return paths; multiple pins reduce impedance and improve noise immunity |
| 5, 13, 14, 22, 23, 31, 32, 40, 41, 49, 50, 58, 59, 67, 68, 76, 77, 85, 86, 94, 95, 103, 104, 112, 113, 121, 122, 130, 131 | Power (VCC, VCCIO, VCCAD, VCCP) | Separate domains: core (1.14–1.32 V), I/O (3.0–3.6 V), ADC (3.3 V), PLL (1.8 V); decoupling required per datasheet layout guidelines |
| 60, 71, 73–74, 76, 78, 80, 61, 86, 55, 107, 109–111, 114–115, 117–120, 123–129, 132–139 | ADC Input / Event Trigger | AD1IN[0–23]/AD2IN[0–15] and AD1EVT/AD2EVT support simultaneous sampling, group sequencing, and external event synchronization |
| 10, 11, 29, 30, 47, 48, 64, 65, 72, 79, 87, 88, 96, 97, 105, 106, 116, 118, 124, 125, 133, 134, 140 | N2HET / ePWM / eCAP / eQEP I/O | Multiplexed high-precision timing terminals: N2HET1[0–31], N2HET2[0–17], ePWMxA/xB, eCAP[1–6], eQEPxA/xB/xS/xI |
| 2, 3, 12, 15, 16, 17, 18, 19, 20, 21, 24, 25, 26, 27, 28, 33–39, 42–46, 51–57, 62, 63, 66, 69, 70, 75, 81–84, 89–93, 98–102, 108, 117, 119, 126, 127, 135–140 | GPIO / Peripheral Multiplex | 101 pins configurable as general-purpose I/O with interrupt capability; shared with MibSPI, CAN, LIN, USB, EMAC, and debug interfaces |
Key Features
| Feature | Design Value |
|---|---|
| Dual-lockstep Cortex-R4F CPUs | Hardware-enforced instruction-level redundancy with automatic fault detection and error signaling via nERROR pin |
| FMPLL with slip detector | Frequency-modulated PLL enables robust clock monitoring and fail-safe system reset upon clock deviation |
| N2HET timing coprocessors | Two independent programmable timers (40 total I/O channels) offload CPU for deterministic PWM, capture, and encoder processing |
| Integrated safety memory protection | ECC on flash/RAM, parity on peripheral RAMs, MPU on HTU/DMA, and dedicated error signaling module (ESM) |
| MibADC with flexible grouping | Two 12-bit converters with 24 shared inputs, 64-word buffers, and software-configurable conversion sequences for sensor fusion |
| EMAC + USB 2.0 dual-role | 10/100 Ethernet MAC supporting MII/RMII/MDIO and dual USB 2.0 (OHCI host + device controller) for diagnostics and firmware updates |
Applications
| Industrial Safety PLCs | Medical Infusion Pumps |
|---|---|
Use Scenario: High-integrity programmable logic controller executing safety shutdown logic in hazardous environments. IC Role / Device Role / Timing Role: Primary safety controller managing I/O scanning, diagnostic self-tests, and SIL-3-certified logic execution. Use Value: Dual-lockstep CPU, BIST, and ECC ensure continuous runtime integrity verification - meeting IEC 61508 Part 2 requirements without external watchdog co-processors. |
Use Scenario: Precision fluid delivery system requiring fault-tolerant motor control and real-time pressure sensing. IC Role / Device Role / Timing Role: Real-time safety controller coordinating stepper motor ePWM, ADC-based pressure feedback, and LIN-connected HMI. Use Value: Integrated ePWM with trip-zone protection and synchronized MibADC sampling prevent over-delivery - critical for ISO 13485 compliance in Class III devices. |
| Wind Turbine Pitch Control | Radiation Therapy Systems |
Use Scenario: Closed-loop blade pitch adjustment under variable wind loads with fail-safe actuator response. IC Role / Device Role / Timing Role: Deterministic motion controller using eQEP for rotor position, ePWM for servo drive, and DCAN for distributed node coordination. Use Value: N2HET-based hardware timing eliminates jitter in 100 µs PWM cycles - enabling sub-degree blade angle resolution per control loop. |
Use Scenario: Beam targeting subsystem requiring synchronized gantry motion, collimator positioning, and radiation dose monitoring. IC Role / Device Role / Timing Role: Safety-critical motion coordinator interfacing with servo drives (ePWM), encoders (eQEP), and ion chamber ADCs (MibADC). Use Value: Dual MibADCs with 64-word buffers enable concurrent acquisition of beam current, temperature, and position sensors - satisfying IEC 62304 Class C timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar safety microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RM46L450PGE | Lower flash (1024 KB) and RAM (128 KB); same 144-pin LQFP package and peripheral set (3× CAN, 2× MibADC, N2HET) | Targeted at cost-optimized SIL-2 systems where full 1.25 MB flash and 192 KB RAM are unnecessary | Select when BOM cost reduction is prioritized and safety certification scope excludes extended memory diagnostics |
| RM48L952ZWT | 337-ball BGA package; higher flash (3072 KB), RAM (256 KB), and N2HET channels (44); adds ETM trace and RTP/DMM | Used in ASIL-D automotive ECUs requiring full debug visibility and larger code footprint for AUTOSAR OS integration | Choose for next-generation designs needing enhanced traceability, larger memory, and BGA thermal/mechanical advantages |
Compared with RM46L450PGE, XRM46L852PGET provides 25% more flash and 50% more RAM for complex safety stacks; versus RM48L952ZWT, it trades BGA density and trace capability for LQFP manufacturability and lower assembly cost - ideal for industrial and medical OEMs prioritizing qualification stability and PCB reworkability.
Availability
XRM46L852PGET is available at Aetrix Electronics and suitable for industrial safety PLCs, medical infusion pumps, wind turbine pitch control, and radiation therapy systems requiring stable component supply across long product lifecycles.
Supply support for XRM46L852PGET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with decades of automotive and industrial safety IC experience.
The RM46L852PGET belongs to TI's Hercules™ ARM-based safety MCU family, engineered specifically for IEC 61508 and ISO 26262 functional safety applications - emphasizing lockstep reliability, memory integrity, and real-time deterministic control.
FAQ
What safety certifications does the XRM46L852PGET support?
The XRM46L852PGET supports IEC 61508 SIL-3 and ISO 26262 ASIL-D certification through its dual-lockstep CPU, BIST, ECC memory, and error signaling module. TI provides certified safety documentation including FMEDA reports, safety manuals, and diagnostic software libraries - all validated for use with XRM46L852PGET in final system-level assessments.
Does the XRM46L852PGET support external memory expansion?
No, the XRM46L852PGET does not include an External Memory Interface (EMIF). Unlike the ZWT-package RM46L852 variants, the PGE-package XRM46L852PGET omits EMIF signals - confirmed by pinout tables and Section 6.14 of the datasheet. All program and data storage must reside within its integrated 1.25 MB flash and 192 KB RAM.
How many N2HET channels are available on the XRM46L852PGET?
The XRM46L852PGET provides 40 total N2HET channels: N2HET1 with 32 programmable channels and N2HET2 with 18 channels, though two channels (N2HET2[16] and N2HET2[17]) are reserved for internal use, yielding 40 usable I/O terminals - matching Table 3-1 and Figure 4-1 pinout documentation for the PGE package.
Can the XRM46L852PGET operate with a single 3.3-V supply?
No. The XRM46L852PGET requires two separate supplies: core voltage VCC = 1.14–1.32 V and I/O voltage VCCIO = 3.0–3.6 V. The ADC domain (VCCAD/VSSAD) and PLL supply (VCCPLL) also require dedicated regulation. Using only a 3.3-V rail violates absolute maximum ratings and will damage the device - per Section 5.1 and 5.4 of the datasheet.
What USB configurations are supported by the XRM46L852PGET?
The XRM46L852PGET supports two USB configurations: a 2-port OHCI-compliant USB 2.0 host controller and a full-speed USB 2.0 device controller. Both operate simultaneously - enabling host-mode peripheral attachment (e.g., USB flash drives) and device-mode PC communication (e.g., firmware updates) without multiplexing or mode switching - as specified in Section 7.12.
XRM46L852PGET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 144-LQFP
- Series:
- Hercules™ RM4 ARM® Cortex®-R4
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 220MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MibSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 1.25MB (1.25M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 192K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.32V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
XRM46L852PGET FAQ
1.How can I place an order for XRM46L852PGET through Aetrix?
Please submit a Request for Quotation (RFQ) for XRM46L852PGET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XRM46L852PGET reliable?
The price and inventory of XRM46L852PGET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XRM46L852PGET is usually 5 days.
3.What payment methods are accepted for XRM46L852PGET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XRM46L852PGET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XRM46L852PGET?
XRM46L852PGET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XRM46L852PGET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XRM46L852PGET?
For technical support, including XRM46L852PGET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XRM46L852PGET requirements.
6.How does Aetrix verify that XRM46L852PGET is sourced from the original manufacturer or authorized distributors?
All XRM46L852PGET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XRM46L852PGET meets industry standards.
7.What is the process for return or replacement of XRM46L852PGET?
All XRM46L852PGET units undergo pre-shipment inspection (PSI). If there is an issue with XRM46L852PGET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XRM46L852PGET part is unused and in its original packaging.
Return procedure for XRM46L852PGET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XRM46L852PGET Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
