Texas Instruments XRM48L952ZWTT
- Part No.:
- XRM48L952ZWTT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 337-LFBGA
- Datasheet:
-
XRM48L952ZWTT.pdf
- Description:
- IC MCU 16/32B 3MB FLASH 337NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,447
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
XRM48L952ZWTT from Texas Instruments is a safety-certified 32-bit ARM Cortex-R4F microcontroller designed for industrial and medical safety-critical systems. It features dual lockstep CPUs, 3 MB flash with ECC, 256 KB RAM with ECC, 3× CAN 2.0B controllers, 10/100 Mbps Ethernet MAC, and two 12-bit MibADCs (24-channel total). It operates at up to 220 MHz with 1.2 V core and 3.3 V I/O supply, targeting PLCs, ventilators, and radiation therapy equipment.
For engineers reviewing the XRM48L952ZWTT datasheet, XRM48L952ZWTT pinout, XRM48L952ZWTT application, or XRM48L952ZWTT equivalent, this page delivers verified technical context, package-specific pin mapping, real-time control peripheral integration details, safety architecture validation points (BIST, ECC, ESM), and direct alternative part comparisons for functional substitution in IEC 61508/ISO 26262-aligned designs.
Technical Context
The XRM48L952ZWTT implements a dual-CPU lockstep architecture with built-in BIST for CPU and memory, ECC on flash and SRAM, and parity protection across peripheral memories and N2HET mailboxes. Its FMPLL and nonmodulating PLL provide robust clock generation with slip detection and voltage monitoring.
It integrates two Next Generation High-End Timer (N2HET) modules - N2HET1 (32 channels) and N2HET2 (18 channels) - each with dedicated HTU and MPU, enabling deterministic real-time waveform generation, capture, and GPIO control. The EMAC supports MII, RMII, and MDIO interfaces with IEEE 802.3 compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F, 32-bit RISC, 1.66 DMIPS/MHz, up to 220 MHz (365 DMIPS) |
| Memory | 3 MB program flash + 64 KB emulated EEPROM (both with ECC), 256 KB RAM (with ECC) |
| Safety Features | Dual lockstep CPUs, CPU/RAM BIST, ECC on flash & RAM, parity on peripheral RAMs, ESM with ERROR pin |
| Analog Peripherals | Two 12-bit MibADCs: ADC1 (24 channels), ADC2 (16 shared), 64-word parity-protected buffer each |
| Communication | 3× DCAN (CAN 2.0B, up to 1 Mbps), 1× EMAC (10/100 Mbps, MII/RMII/MDIO), 2× USB (1 host + 1 device), 3× MibSPI, 2× SPI, 1× I²C, 1× LIN, 1× SCI |
| Real-Time Timers | N2HET1 (32 programmable channels), N2HET2 (18 channels), each with HTU, MPU, and angle generator |
| Supply Voltages | VCC = 1.14–1.32 V (core), VCCIO = 3.0–3.6 V (I/O), VCCAD = 3.0–5.25 V (ADC) |
Pinout & Package
Package: 337-ball NFBGA (ZWT), 16.0 mm × 16.0 mm, 0.8 mm ball pitch, green RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GIOA[0]–GIOA[7], GIOB[0]–GIOB[7] | General-purpose I/O | 16 configurable GPIO pins supporting interrupt generation; default reset state is input with internal pull |
| AD1IN[0]–AD1IN[23], AD2IN[0]–AD2IN[15] | Analog input | 24-channel MibADC1 + 16-channel MibADC2 (16 shared); supports simultaneous sampling and grouped sequences |
| CAN1_TX/CAN1_RX, CAN2_TX/CAN2_RX, CAN3_TX/CAN3_RX | CAN bus interface | Three independent CAN 2.0B controllers; each supports bit rates up to 1 Mbps in electrically noisy environments |
| MII_RXD[0:3], MII_TXD[0:3], MII_TXEN, MII_RXDV, MII_CRS, etc. | Ethernet physical layer interface | Full MII implementation for 10/100 Mbps operation; supports RMII and MDIO for PHY management |
| N2HET1[0]–N2HET1[31], N2HET2[0]–N2HET2[17] | High-end timer I/O | 50 total N2HET pins (32+18); support PWM output, edge capture, compare, and GPIO modes with sub-microsecond timing resolution |
| nERROR, nPORRST, nRST | Fault and reset signaling | Active-low ERROR pin asserts on detected fault (ESM); POR and warm reset pins enable system-level safety recovery |
Key Features
| Feature | Design Value |
|---|---|
| Dual lockstep Cortex-R4F CPUs | Hardware-enforced functional redundancy for SIL3/ASIL D compliance; continuous comparison of instruction execution results |
| ECC-protected memory subsystem | Single-bit error correction and double-bit error detection on 3 MB flash and 256 KB RAM - prevents silent data corruption in safety-critical code/data |
| Integrated Error Signaling Module (ESM) | Centralized fault monitor with configurable response: interrupt generation, ERROR pin assertion, or system reset - enables fail-safe shutdown |
| Two N2HET coprocessors | Offloads precise real-time timing tasks (e.g., motor commutation, sensor synchronization) from main CPU, reducing jitter and latency |
| EMAC with MII/RMII/MDIO | Enables deterministic Ethernet connectivity for time-sensitive industrial protocols (e.g., EtherCAT, PROFINET IRT) without external PHY dependency |
| USB 2.0 host + device controller | Supports OHCI-based host stack (2-port) and full-speed device mode - simplifies field service, firmware updates, and HMI integration |
Applications
| Industrial Safety PLC | Medical Ventilator Control |
|---|---|
Use Scenario: Real-time motion control and safety interlock monitoring in modular PLC racks with distributed I/O. IC Role / Device Role / Timing Role: Primary safety controller executing certified runtime firmware, managing CANopen fieldbus, and validating sensor inputs via dual ADCs. Use Value: Lockstep CPU and ECC memory ensure deterministic execution and immunity to single-event upsets in factory automation environments. |
Use Scenario: Closed-loop pressure and flow regulation in critical-care ventilators requiring ISO 13485 and IEC 62304 compliance. IC Role / Device Role / Timing Role: Central safety processor handling breath cycle timing, alarm logic, and redundant pressure sensor fusion via MibADCs. Use Value: BIST and ESM enable automatic self-test at power-on and runtime fault detection - meeting Class C software safety requirements. |
| Power Generation Monitoring | Robotic Surgery Actuator Driver |
Use Scenario: Grid-synchronized protection relays and turbine governor control in wind/solar inverters. IC Role / Device Role / Timing Role: High-integrity timing controller interfacing with isolated current/voltage sensors via EMAC and DCAN networks. Use Value: FMPLL with slip detection maintains accurate phase-lock under grid frequency fluctuations - essential for anti-islanding protection. |
Use Scenario: Real-time torque and position control of surgical robot joints with force feedback and thermal monitoring. IC Role / Device Role / Timing Role: Deterministic motion controller using N2HET for PWM generation and ADC for motor current sensing. Use Value: Sub-microsecond N2HET timing resolution ensures <10 µs jitter in motor commutation - critical for haptic fidelity and patient safety. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar safety microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RM48L950ZWT | Same ZWT package, identical peripherals, but 200 MHz max CPU speed and 3 MB flash only (no 64 KB EEPROM) | Lower performance margin; suitable for cost-optimized safety systems where 220 MHz headroom is unnecessary | Select when full 220 MHz throughput and emulated EEPROM are not required - reduces BOM cost without sacrificing safety architecture |
| RM46L852ZWT | Same ZWT package, Cortex-R4F core, but reduced memory: 1280 KB flash, 192 KB RAM, no EMAC or USB | Lacks Ethernet and USB; targets CAN-only distributed safety nodes (e.g., valve controllers, sensor hubs) | Choose for compact, lower-bandwidth safety nodes where network offload is handled by a master controller - saves PCB area and power |
Compared with RM48L950ZWT and RM46L852ZWT, the XRM48L952ZWTT provides the highest integrated bandwidth (EMAC + dual USB), largest safety memory (3 MB + 64 KB EEPROM), and maximum real-time capability (220 MHz + dual N2HET), making it optimal for centralized safety controllers requiring full protocol stack execution and hardware-accelerated I/O.
Availability
XRM48L952ZWTT is available at Aetrix Electronics and suitable for industrial safety PLCs, medical ventilators, and power generation monitoring systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for ISO 13485 and IEC 61508 certification programs.
Supply support for XRM48L952ZWTT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 50 years of automotive and industrial design-in experience.
The Hercules™ RM family - including the XRM48L952ZWTT - was engineered specifically for functional safety applications compliant with IEC 61508 SIL-3 and ISO 26262 ASIL-D, integrating hardware safety mechanisms directly into the MCU silicon.
FAQ
What safety certifications apply to the XRM48L952ZWTT?
The XRM48L952ZWTT is architected to support IEC 61508 SIL-3 and ISO 26262 ASIL-D compliance. It includes dual lockstep CPUs, ECC memory, BIST, ESM, and voltage/clock monitoring - all documented in TI's Hercules Safety Manual (SPNU504). Certification evidence must be generated per end-application requirements; XRM48L952ZWTT provides the foundational hardware safety mechanisms.
Does the XRM48L952ZWTT support Ethernet PHY interfacing without external components?
Yes - the XRM48L952ZWTT's EMAC supports MII, RMII, and MDIO interfaces. When used with an external PHY (e.g., DP83848), it enables full 10/100 Mbps Ethernet connectivity. RMII mode reduces pin count and simplifies layout; MDIO allows runtime PHY register configuration. No internal PHY is integrated, so an external PHY remains required.
How many ADC channels can be sampled simultaneously on the XRM48L952ZWTT?
The XRM48L952ZWTT features two 12-bit MibADC modules: ADC1 with 24 dedicated inputs and ADC2 with 16 inputs (16 shared with ADC1). While both ADCs operate independently, true simultaneous sampling across all 40 channels is not supported. However, group-triggered conversions allow tightly synchronized sampling of up to 24 channels on ADC1 or 16 on ADC2 within one sequence.
What debug and trace capabilities does the XRM48L952ZWTT provide?
The XRM48L952ZWTT includes ARM CoreSight™ debug infrastructure, Embedded Trace Macrocell (ETM-R4) for instruction/data trace, RAM Trace Port (RTP) for high-speed memory/peripheral access tracing, Data Modification Module (DMM) for external memory writes, and Parameter Overlay Module (POM) for dynamic flash-to-RAM parameter rerouting - all with minimal impact on real-time execution.
Is the XRM48L952ZWTT pin-compatible with other RM48x devices in the ZWT package?
Yes - all RM48x devices in the ZWT package (e.g., RM48L950ZWT, RM48L750ZWT) share identical ball mapping and mechanical footprint. Signal multiplexing differs per variant, but PCB layout is reusable. Software porting requires validation of peripheral enablement and clock configuration due to differences in memory size, N2HET channel count, and USB/EMAC presence.
XRM48L952ZWTT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 337-LFBGA
- Series:
- Hercules™ RM4 ARM® Cortex®-R4
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 220MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, LINbus, MibSPI, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 120
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.32V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
XRM48L952ZWTT FAQ
1.How can I place an order for XRM48L952ZWTT through Aetrix?
Please submit a Request for Quotation (RFQ) for XRM48L952ZWTT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for XRM48L952ZWTT reliable?
The price and inventory of XRM48L952ZWTT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XRM48L952ZWTT is usually 5 days.
3.What payment methods are accepted for XRM48L952ZWTT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XRM48L952ZWTT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for XRM48L952ZWTT?
XRM48L952ZWTT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your XRM48L952ZWTT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for XRM48L952ZWTT?
For technical support, including XRM48L952ZWTT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XRM48L952ZWTT requirements.
6.How does Aetrix verify that XRM48L952ZWTT is sourced from the original manufacturer or authorized distributors?
All XRM48L952ZWTT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XRM48L952ZWTT meets industry standards.
7.What is the process for return or replacement of XRM48L952ZWTT?
All XRM48L952ZWTT units undergo pre-shipment inspection (PSI). If there is an issue with XRM48L952ZWTT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The XRM48L952ZWTT part is unused and in its original packaging.
Return procedure for XRM48L952ZWTT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
XRM48L952ZWTT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

