Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Oscillators

Renesas XUN536100.000000I

Name: XUN536100.000000I
Brand: Renesas
SKU: XUN536100.000000I
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: XUN536100.000000I

Manufacturer:: Renesas

Category:: Oscillators

Package:: 6-SMD, No Lead

Datasheet:: XUN536100.000000I.pdf

Description:: MULTIMKT-TIMING

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,283

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

XUN536100.000000I from Renesas Electronics is a quartz-based PLL oscillator delivering 100.000000 MHz LVDS output with ±25 ppm frequency stability over -40°C to +85°C, 3.3 V supply, and 5.0 × 3.2 mm JS6 package. It features 300 fs typical phase jitter (12 kHz–20 MHz), 10 ms start-up time, and enable/disable control via Pin 1 - used in high-speed serial link clocking, FPGA reference timing, and telecom PHY synchronization.

For engineers reviewing the XUN536100.000000I datasheet, XUN536100.000000I pinout, XUN536100.000000I application, or XUN536100.000000I equivalent, this device serves as a low-jitter, factory-programmed timing source requiring no external configuration, compatible with PCIe Gen3/4 reference clocks, Ethernet 10GBase-KR, and JESD204B sampling clocks where deterministic jitter and fast enable/disable response are critical.

Technical Context

The XUN536100.000000I implements a quartz crystal–referenced PLL architecture with patented OTP programming, enabling precise 100.000000 MHz synthesis without external loop filters or VCO tuning components. Its LVDS output stage delivers differential swing of 0.25–0.5 V with 275–380 ps rise/fall times and 45–55% duty cycle at 100 MHz.

It operates from a single 3.3 V ±5% supply, draws ≤97 mA (LVDS, ≤400 MHz), and integrates internal pull-up on E/D (Pin 1) for default-enable operation. The device supports industrial temperature range (-40°C to +85°C) with ±25 ppm total stability including aging, thermal drift, and supply variation.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Frequency	100.000000 MHz - factory-programmed, no reconfiguration required; falls within LVDS-supported 0.016–1500 MHz range.
Output Interface	LVDS - differential signaling with 100 Ω load impedance; enables noise-immune clock distribution across PCBs.
Frequency Stability	±25 ppm - guaranteed over full -40°C to +85°C range, including temp, voltage, load, and aging effects.
Phase Jitter (12 kHz–20 MHz)	300 fs typical - meets stringent jitter budgets for 10G Ethernet, PCIe Gen3, and JESD204B SerDes receivers.
Supply Voltage	3.3 V ±5% - compatible with standard I/O rails; supports bypass capacitor placement between Pin 6 (VDD) and Pin 3 (GND).
Package	JS6: 5.0 × 3.2 × 1.2 mm - surface-mount ceramic SMD package with 6-pin layout optimized for high-frequency signal integrity.
Start-up Time	≤10 ms - time from VDD reaching minimum level to valid LVDS output; enables rapid system initialization.
Enable/Disable Response	≤100 ns - fast output gating via Pin 1 (E/D), supporting dynamic power management in multi-clock domains.

Pinout & Package

Package: JS6 - 5.0 × 3.2 × 1.2 mm 6-pin ceramic SMD oscillator package with gull-wing leads, RoHS-compliant, MSL 1 rated.

Pin/Terminal	Circuit Role	Design Meaning
1	E/D (Enable/Disable)	Active-low control input; pulled high internally - open or tied to VDD enables output; grounded disables output.
2	NC	No connect - must remain unconnected per datasheet; not internally bonded or functional.
3	GND	Ground reference for all internal circuitry and output stage; requires local 0.01 μF bypass to Pin 6.
4	OUT	LVDS positive output; 100 Ω differential load required; swing 0.25–0.5 V into matched termination.
5	OUT2	LVDS complementary (negative) output; used with OUT for true differential signaling; not available in LVCMOS mode.
6	VDD	3.3 V power supply input; must be decoupled to GND (Pin 3) with 0.01 μF capacitor to suppress supply noise.

Key Features

Feature	Design Value
One-time programmable (OTP) memory	Enables permanent, infinite-shelf-life configuration - no EEPROM wear-out or reprogramming risk in field use.
Low phase jitter (300 fs typical)	Meets jitter floor requirements for 10 Gbps+ serial links; reduces bit error rate in high-speed ADC/DAC sampling clocks.
Multiple output types (LVDS/LVPECL/HCSL/LVCMOS)	Single family supports interface-matching across FPGA, ASIC, and PHY devices - eliminates need for level translators.
Three supply options (1.8/2.5/3.3 V)	Aligns with core I/O voltage domains of modern SoCs and FPGAs - simplifies power rail consolidation.
Industrial temperature grade (-40°C to +85°C)	Validated for deployment in base stations, industrial controllers, and automotive infotainment without derating.
Fast enable/disable (≤100 ns)	Supports dynamic clock gating in power-aware systems - e.g., disabling unused SerDes lanes during low-power states.

Applications

10G Ethernet PHY Clocking	PCIe Gen3 Reference Timing
Use Scenario: Providing clean, low-jitter reference clock to Ethernet PHY ICs (e.g., Marvell Alaska, Broadcom BCM54xx) in 10GBASE-KR backplane interfaces. IC Role / Device Role / Timing Role: Primary LVDS clock source synchronized to line-rate timing; drives differential inputs of PHY's CDR circuitry. Use Value: 300 fs typical phase jitter ensures <1e-12 BER under worst-case channel loss; 100 MHz output matches common KR reference frequency.	Use Scenario: Supplying 100 MHz reference clock to PCIe Gen3 root complex or endpoint controllers (e.g., Xilinx Ultrascale+, Intel PCH). IC Role / Device Role / Timing Role: System-level timing reference for PCIe PHY layer; distributed via on-board differential traces. Use Value: ±25 ppm stability over -40°C to +85°C guarantees compliance with PCIe Gen3 spec's ±300 ppm total clock tolerance margin.
FPGA Transceiver Reference	JESD204B Sampling Clock
Use Scenario: Feeding multi-gigabit transceivers (e.g., Xilinx GTY, Intel Stratix 10 H-Tile) requiring stable, low-noise reference for SERDES lock. IC Role / Device Role / Timing Role: Dedicated LVDS oscillator directly connected to FPGA refclk pins; isolated from digital switching noise. Use Value: 275–380 ps LVDS edge rates match FPGA refclk AC specs; 5.0 × 3.2 mm JS6 footprint fits tight FPGA clock routing zones.	Use Scenario: Generating sampling clock for high-speed ADCs/DACs (e.g., AD9164, ADS54J60) in JESD204B subclass 1 systems. IC Role / Device Role / Timing Role: Master clock source for converter sample clocks; phase-aligned to SYSREF in deterministic latency mode. Use Value: Factory-programmed 100.000000 MHz eliminates PLL setup complexity; 300 fs jitter preserves ENOB in >16-bit converters.

10G Ethernet PHY Clocking

PCIe Gen3 Reference Timing

Use Scenario: Providing clean, low-jitter reference clock to Ethernet PHY ICs (e.g., Marvell Alaska, Broadcom BCM54xx) in 10GBASE-KR backplane interfaces.

IC Role / Device Role / Timing Role: Primary LVDS clock source synchronized to line-rate timing; drives differential inputs of PHY's CDR circuitry.

Use Value: 300 fs typical phase jitter ensures <1e-12 BER under worst-case channel loss; 100 MHz output matches common KR reference frequency.

Use Scenario: Supplying 100 MHz reference clock to PCIe Gen3 root complex or endpoint controllers (e.g., Xilinx Ultrascale+, Intel PCH).

IC Role / Device Role / Timing Role: System-level timing reference for PCIe PHY layer; distributed via on-board differential traces.

Use Value: ±25 ppm stability over -40°C to +85°C guarantees compliance with PCIe Gen3 spec's ±300 ppm total clock tolerance margin.

FPGA Transceiver Reference

JESD204B Sampling Clock

Use Scenario: Feeding multi-gigabit transceivers (e.g., Xilinx GTY, Intel Stratix 10 H-Tile) requiring stable, low-noise reference for SERDES lock.

IC Role / Device Role / Timing Role: Dedicated LVDS oscillator directly connected to FPGA refclk pins; isolated from digital switching noise.

Use Value: 275–380 ps LVDS edge rates match FPGA refclk AC specs; 5.0 × 3.2 mm JS6 footprint fits tight FPGA clock routing zones.

Use Scenario: Generating sampling clock for high-speed ADCs/DACs (e.g., AD9164, ADS54J60) in JESD204B subclass 1 systems.

IC Role / Device Role / Timing Role: Master clock source for converter sample clocks; phase-aligned to SYSREF in deterministic latency mode.

Use Value: Factory-programmed 100.000000 MHz eliminates PLL setup complexity; 300 fs jitter preserves ENOB in >16-bit converters.

Equivalent & Alternatives

The following parts are listed as comparable options for similar oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
IDT/XLSE13V100.000000I	Same 100 MHz LVDS output, ±25 ppm, -40°C to +85°C, but uses 7.0 × 5.0 mm JU6 package and higher 450 fs typical jitter.	Higher jitter limits use in PCIe Gen4 or JESD204C; larger footprint consumes more board area.	Select if legacy layout accommodates JU6 or if cost sensitivity outweighs jitter performance.
Si510-100.000M-AG	100 MHz LVDS, ±20 ppm, -40°C to +85°C, but based on DSPLL architecture with 1.2 ps typical jitter (12 kHz–20 MHz) and 3.3 V supply.	Superior jitter performance enables Gen4/Gen5 PCIe and JESD204C; however, lacks hardware enable/disable pin (Pin 1).	Choose when ultra-low jitter is mandatory and enable control is handled externally or not required.

Compared with IDT/XLSE13V100.000000I, XUN536100.000000I offers lower jitter and smaller JS6 footprint; versus Si510-100.000M-AG, it provides integrated enable/disable functionality at the expense of slightly higher jitter - making it optimal for systems needing both precision timing and dynamic clock gating.

Availability

XUN536100.000000I is available at Aetrix Electronics and suitable for 10G Ethernet PHY clocking, PCIe Gen3 reference timing, and FPGA transceiver reference applications requiring stable component supply, consistent parametric performance, and long-term production continuity.

Supply support for XUN536100.000000I includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog power, and timing solutions for automotive, industrial, and infrastructure markets.

The XU family - including XUN536100.000000I - was designed specifically for high-reliability, low-jitter clock generation in data-intensive systems such as 5G baseband units, AI accelerators, and high-speed test equipment.

FAQ

What output interface and frequency does XUN536100.000000I provide?

XUN536100.000000I delivers a factory-programmed 100.000000 MHz LVDS output signal. It is configured at manufacture for LVDS differential signaling with 100 Ω load impedance, 0.25–0.5 V differential swing, and guaranteed performance across -40°C to +85°C. No external configuration or programming is required - the frequency and interface type are fixed per the orderable part number.

What is the frequency stability specification for XUN536100.000000I?

XUN536100.000000I has a frequency stability of ±25 ppm over the full operating temperature range of -40°C to +85°C. This value includes contributions from temperature variation, supply voltage change (±5%), load variation, aging (first year), and mechanical stress - as defined in Renesas' AC Electrical Characteristics tables and validated per industry standards.

Does XUN536100.000000I support output enable/disable control, and how is it implemented?

Yes, XUN536100.000000I supports hardware enable/disable via Pin 1 (E/D). When left open or tied to VDD, the output is enabled; when pulled low, the LVDS outputs are disabled within ≤100 ns. Internal pull-up ensures default-enable behavior - no external resistor is required unless active-low control is needed in the system design.

What package type and dimensions does XUN536100.000000I use?

XUN536100.000000I uses the JS6 package: a 5.0 × 3.2 × 1.2 mm ceramic surface-mount oscillator with gull-wing leads. This compact 6-pin footprint is optimized for high-frequency signal integrity and is distinct from the larger 7.0 × 5.0 mm JU6 option - confirmed by Renesas' Package Outline Drawings and Marking Diagrams section.

What is the phase jitter performance of XUN536100.000000I, and over what offset range is it specified?

XUN536100.000000I achieves 300 fs typical phase jitter integrated from 12 kHz to 20 MHz offset - a key metric for high-speed serial link compliance. This value is measured under standard conditions (3.3 V, 100 MHz LVDS output) and is documented in Table 12 of the official Renesas XU datasheet revision dated November 21, 2024.

XUN536100.000000I Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: XU

Package/Case:: 6-SMD, No Lead

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Frequency:: 100 MHz

Function:: Enable/Disable

Output:: HCSL

Voltage - Supply:: 3.3V

Frequency Stability:: ±25ppm

Absolute Pull Range (APR):: -

Operating Temperature:: -40°C ~ 85°C

Spread Spectrum Bandwidth:: -

Current - Supply (Max):: 68mA

Ratings:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 4-VDFN (3.2x2.5)

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height - Seated (Max):: 0.047" (1.20mm)

XUN536100.000000I FAQ

1.How can I place an order for XUN536100.000000I through Aetrix?

Please submit a Request for Quotation (RFQ) for XUN536100.000000I on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for XUN536100.000000I reliable?

The price and inventory of XUN536100.000000I are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for XUN536100.000000I is usually 5 days.

3.What payment methods are accepted for XUN536100.000000I?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for XUN536100.000000I transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for XUN536100.000000I?

XUN536100.000000I orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your XUN536100.000000I order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for XUN536100.000000I?

For technical support, including XUN536100.000000I datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your XUN536100.000000I requirements.

6.How does Aetrix verify that XUN536100.000000I is sourced from the original manufacturer or authorized distributors?

All XUN536100.000000I products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that XUN536100.000000I meets industry standards.

7.What is the process for return or replacement of XUN536100.000000I?

All XUN536100.000000I units undergo pre-shipment inspection (PSI). If there is an issue with XUN536100.000000I, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The XUN536100.000000I part is unused and in its original packaging.

Return procedure for XUN536100.000000I:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…