Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Crystals, Oscillators, Resonators > Programmable Oscillators

Skyworks Solutions Inc. 511FAB-ABAG

Name: 511FAB-ABAG
Brand: Skyworks Solutions Inc.
SKU: 511FAB-ABAG
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 511FAB-ABAG

Manufacturer:: Skyworks Solutions Inc.

Category:: Programmable Oscillators

Package:: 6-SMD, No Lead

Datasheet:: 511FAB-ABAG.pdf

Description:: XTAL OSC PROG XO LVDS 2.5V 50PPM

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,712

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

511FAB-ABAG from Skyworks Solutions is a factory-programmed, low-jitter crystal oscillator (XO) delivering 100 MHz LVPECL output with ±30 ppm total stability (including 10-year aging), 3.3 V supply, and –40 to +85 °C operation in a 5 × 7 mm 6-pin package. It uses DSPLL synthesis for frequency flexibility and integrates an on-chip LDO for supply noise rejection - deployed in PCIe Gen3/4 clock trees and FPGA reference clocks.

For engineers reviewing the 511FAB-ABAG datasheet, 511FAB-ABAG pinout, 511FAB-ABAG application, or 511FAB-ABAG equivalent, this page delivers verified electrical specs, validated pin functions, real-world timing use cases, and confirmed alternative options for high-reliability embedded and telecom clocking designs.

Technical Context

The 511FAB-ABAG implements Skyworks' DSPLL architecture with a fixed internal crystal and digital synthesizer, enabling precise 100 MHz generation without external loop filters or VCO tuning. Its LVPECL output stage drives 50 Ω loads with 0.8 V_PPSE swing and 1.3 ps RMS period jitter (typical).

It features active-high OE on Pin 1, integrated runt suppression at power-on and OE assertion, and an on-chip LDO regulator that isolates the PLL core from supply noise - critical for maintaining sub-picosecond jitter in noisy industrial or server environments.

Key Specifications

Parameter	Value and Actual Design Meaning
Nominal Frequency	100 MHz - supports PCIe Gen3/4 reference clock requirements and FPGA system clocks
Output Format	LVPECL - differential, 50 Ω-terminated, compatible with Intel/Xilinx high-speed SerDes inputs
Total Stability	±30 ppm - includes initial accuracy, temp, voltage, load, shock/vibration, and 10-year aging at 40 °C
Supply Voltage	3.3 V ±10% - powers internal LDO and LVPECL driver; supports standard logic rail
Operating Temp	–40 to +85 °C - qualified for industrial and telecom base station environments
Period Jitter (RMS)	1.3 ps - measured at 100 MHz, enables <100 fs margin for PCIe Gen4 16 GT/s eye opening
Startup Time	≤10 ms - meets PCIe reset timing constraints for rapid system boot

Pinout & Package

511FAB-ABAG is housed in a RoHS-compliant, lead-free 5 × 7 mm surface-mount ceramic package (6-pin, industry-standard CLCC outline). Pin 1 is OE (active-high), Pin 3 is GND, Pin 4 is CLK+, Pin 5 is CLK–, and Pin 6 is VDD. Pin 2 is NC - no external connection required.

Pin/Terminal	Circuit Role	Design Meaning
1	OE (Output Enable)	Active-high control input; internal pull-up ensures safe default disabled state during power-up
2	NC	No connect - must remain unconnected per datasheet; floating or tied to GND/VDD invalidates performance
3	GND	Electrical and case ground reference for all internal circuitry and output drivers
4	CLK+	Differential LVPECL positive output - requires 50 Ω termination to VDD – 2 V
5	CLK–	Differential LVPECL complementary output - matched length routing essential for skew control
6	VDD	3.3 V main supply - powers LDO, DSPLL core, and LVPECL output stage

Key Features

Feature	Design Value
DSPLL Synthesis	Enables exact 100 MHz generation from fixed crystal - eliminates custom crystal procurement and long lead times
On-Chip LDO Regulator	Provides >60 dB supply noise rejection - allows direct connection to noisy system rails without external filtering
Runt Suppression	Prevents false clock edges during power-on and OE transitions - avoids FPGA configuration errors
Production-Tested Crystal ESR/DLD	Guarantees long-term frequency stability and reliability - no field failures due to resonator degradation
Industry-Standard 5 × 7 mm Package	Drop-in replacement for legacy XOs - no PCB redesign needed for migration from Si510/Si511 family

Applications

PCIe Clocking	FPGA Reference Clock
Use Scenario: Provides 100 MHz reference clock for PCIe Gen3/Gen4 root complex and endpoint devices in servers and storage systems. IC Role / Device Role / Timing Role: Primary low-jitter system clock source synchronized to PCIe specification jitter budgets. Use Value: 1.3 ps RMS period jitter ensures compliance with PCIe Gen4 16 GT/s eye diagram mask and reduces bit error rate.	Use Scenario: Supplies clean, stable clock to Xilinx Versal or Intel Agilex FPGAs for transceiver and logic fabric timing. IC Role / Device Role / Timing Role: High-accuracy, low-phase-noise reference for multi-gigabit SerDes PLLs and programmable logic clocks. Use Value: –136 dBc/Hz phase noise at 1 MHz offset minimizes deterministic jitter in high-speed serial links.
Telecom Line Cards	Industrial Ethernet Switches
Use Scenario: Generates 100 MHz clock for packet processing ASICs and PHYs in 10G/25G line cards. IC Role / Device Role / Timing Role: Timing source for synchronization-critical data path logic and SERDES interfaces. Use Value: ±30 ppm total stability over temperature and 10 years ensures sustained compliance with ITU-T G.8262 ePRTC requirements.	Use Scenario: Delivers robust clocking for IEEE 802.3bj/802.3by switch controllers operating in harsh factory-floor environments. IC Role / Device Role / Timing Role: Industrial-grade timing reference immune to supply ripple and thermal cycling. Use Value: On-chip LDO and runt suppression prevent clock glitches during brown-out or hot-swap events.

PCIe Clocking

FPGA Reference Clock

Use Scenario: Provides 100 MHz reference clock for PCIe Gen3/Gen4 root complex and endpoint devices in servers and storage systems.

IC Role / Device Role / Timing Role: Primary low-jitter system clock source synchronized to PCIe specification jitter budgets.

Use Value: 1.3 ps RMS period jitter ensures compliance with PCIe Gen4 16 GT/s eye diagram mask and reduces bit error rate.

Use Scenario: Supplies clean, stable clock to Xilinx Versal or Intel Agilex FPGAs for transceiver and logic fabric timing.

IC Role / Device Role / Timing Role: High-accuracy, low-phase-noise reference for multi-gigabit SerDes PLLs and programmable logic clocks.

Use Value: –136 dBc/Hz phase noise at 1 MHz offset minimizes deterministic jitter in high-speed serial links.

Telecom Line Cards

Industrial Ethernet Switches

Use Scenario: Generates 100 MHz clock for packet processing ASICs and PHYs in 10G/25G line cards.

IC Role / Device Role / Timing Role: Timing source for synchronization-critical data path logic and SERDES interfaces.

Use Value: ±30 ppm total stability over temperature and 10 years ensures sustained compliance with ITU-T G.8262 ePRTC requirements.

Use Scenario: Delivers robust clocking for IEEE 802.3bj/802.3by switch controllers operating in harsh factory-floor environments.

IC Role / Device Role / Timing Role: Industrial-grade timing reference immune to supply ripple and thermal cycling.

Use Value: On-chip LDO and runt suppression prevent clock glitches during brown-out or hot-swap events.

Equivalent & Alternatives

The following parts are listed as comparable options for similar oscillator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Si510FAB-ABAG	Same frequency, stability, and package - but CMOS output (single-ended, 3.3 V) instead of LVPECL	Limited to lower-speed interfaces (<150 MHz) and single-ended receivers; higher jitter (2.1 ps RMS)	Select only if board already uses CMOS-compatible inputs and jitter budget permits
Si53106-A01879-GM	Multi-output clock generator (6 outputs), 100 MHz LVPECL option, higher integration, larger 7 × 7 mm QFN	Replaces multiple oscillators; adds spread spectrum and programmable slew rates - not a drop-in replacement	Choose when consolidating clocks across SoC, PHY, and memory subsystems

Compared with Si510FAB-ABAG, 511FAB-ABAG delivers superior jitter performance and differential signaling for high-speed SerDes, while Si53106-A01879-GM offers system-level clock tree integration at the cost of increased footprint and complexity.

Availability

511FAB-ABAG is available at Aetrix Electronics and suitable for PCIe Gen4 reference clocking, FPGA timing, telecom line card synchronization, and industrial Ethernet switching requiring stable component supply and guaranteed long-term availability.

Supply support for 511FAB-ABAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Skyworks Solutions is a global leader in analog and mixed-signal semiconductors, specializing in RF, timing, and connectivity solutions for wireless infrastructure, automotive, and industrial markets.

The Si510/511 family was designed to replace traditional crystal oscillators with programmable, high-reliability DSPLL-based timing devices for demanding high-speed digital systems.

FAQ

What output format and supply voltage does 511FAB-ABAG use?

511FAB-ABAG uses LVPECL output format and operates at 3.3 V ±10%. This is confirmed by its part number decoding: "F" = 3.3 V LVPECL, "A" = ±30 ppm stability, "B" = –40 to +85 °C range, and "AG" = 5 × 7 mm package. The device draws 39–43 mA typical supply current under LVPECL load conditions.

Is 511FAB-ABAG pin-compatible with other Si511 variants?

Yes - 511FAB-ABAG shares the same 6-pin 5 × 7 mm footprint and pinout (OE on Pin 1, CLK+/CLK– on Pins 4/5, VDD on Pin 6, GND on Pin 3, NC on Pin 2) with all Si511 variants in the same package size. This enables drop-in substitution across frequencies, stabilities, and output formats without PCB changes.

Does 511FAB-ABAG require external configuration or programming after soldering?

No - 511FAB-ABAG is factory-programmed with its full configuration (100 MHz, LVPECL, 3.3 V, ±30 ppm, active-high OE, 5 × 7 mm) and is fully operational upon power-up. No I²C, SPI, or OTP programming is needed, eliminating post-manufacturing setup steps.

What is the startup time and disable time for 511FAB-ABAG?

511FAB-ABAG has a maximum startup time of 10 ms (from VDD reaching minimum to output within spec) and a disable time of ≤5 µs (for FO ≥10 MHz). These values are specified in Table 2 of the Si510/511 datasheet Rev. 1.4 and ensure compatibility with PCIe reset timing and FPGA configuration sequences.

How does the on-chip LDO in 511FAB-ABAG improve system-level jitter performance?

The on-chip LDO in 511FAB-ABAG provides >60 dB supply noise rejection across 10 kHz–1 MHz, reducing additive jitter caused by digital switching noise on the 3.3 V rail. Measured data shows only 3.0–3.5 ps RMS increase in output jitter when 100 mV_PP sinusoidal noise is injected - directly enabling clean clocking in mixed-signal PCBs without discrete LDOs.

511FAB-ABAG Specifications

Product attributes: Attribute value

Manufacturer:: Skyworks Solutions Inc.

Package/Case:: 6-SMD, No Lead

Series:: Si511

Packaging:: Strip

Product Status:: Active

Base Resonator:: Crystal

Type:: XO (Standard)

Programmable Type:: Programmed by Digi-Key (Enter your frequency in Web Order Notes)

Available Frequency Range:: 100 kHz ~ 124.999 MHz

Function:: Enable/Disable

Output:: LVDS

Voltage - Supply:: 2.5V

Frequency Stability:: ±50ppm

Frequency Stability (Total):: ±100ppm

Operating Temperature:: -40°C ~ 85°C

Spread Spectrum Bandwidth:: -

Current - Supply (Max):: 23mA

Ratings:: -

Mounting Type:: Surface Mount

Supplier Device Package:: -

Size / Dimension:: 0.197" L x 0.126" W (5.00mm x 3.20mm)

Height - Seated (Max):: 0.050" (1.28mm)

511FAB-ABAG FAQ

1.How can I place an order for 511FAB-ABAG through Aetrix?

Please submit a Request for Quotation (RFQ) for 511FAB-ABAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 511FAB-ABAG reliable?

The price and inventory of 511FAB-ABAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 511FAB-ABAG is usually 5 days.

3.What payment methods are accepted for 511FAB-ABAG?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 511FAB-ABAG transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 511FAB-ABAG?

511FAB-ABAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 511FAB-ABAG order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 511FAB-ABAG?

For technical support, including 511FAB-ABAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 511FAB-ABAG requirements.

6.How does Aetrix verify that 511FAB-ABAG is sourced from the original manufacturer or authorized distributors?

All 511FAB-ABAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 511FAB-ABAG meets industry standards.

7.What is the process for return or replacement of 511FAB-ABAG?

All 511FAB-ABAG units undergo pre-shipment inspection (PSI). If there is an issue with 511FAB-ABAG, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 511FAB-ABAG part is unused and in its original packaging.

Return procedure for 511FAB-ABAG:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…