My Inquiry
My Account
NXP Semiconductors 74ABT373AD,112
- Part No.:
- 74ABT373AD,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Latches
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
74ABT373AD,112.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20SO
- Quantity:
- Payment:
- Shipping:
Inventory:1,745
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74ABT373AD,112 from NXP Semiconductors (formerly Philips) is an octal transparent latch with 3-State outputs, designed for bus interface and data buffering in 5V TTL-compatible systems. It features 8-bit latching, active-High enable (E), active-Low output enable (OE), ±64mA/–32mA drive capability, and operates from –40°C to +85°C in a 20-pin SO package.
For engineers reviewing the 74ABT373AD,112 datasheet, 74ABT373AD,112 pinout, 74ABT373AD,112 application, or 74ABT373AD,112 equivalent, key selection criteria include propagation delay (≤5.1 ns), 3-State output control independence, power-up reset behavior, latch transparency timing, and compatibility with heavily loaded buses and MOS microprocessors.
Technical Context
The 74ABT373AD,112 implements two independent control domains: latch operation governed by active-High E input (with setup/hold timing), and output state controlled by active-Low OE - enabling simultaneous latching and output disabling. Its BiCMOS architecture delivers high-speed performance with low static/dynamic power dissipation.
It supports live insertion/extraction and includes latch-up protection (>500 mA per JEDEC Std 17) and ESD protection (>2000 V HBM, >200 V MM). Power-up 3-State and power-up reset ensure defined initial states during system initialization without external circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures robust operation across industrial 5V rail tolerances |
| Propagation Delay (D→Q) | Max 5.1 ns at VCC = 5.0 V - enables high-throughput data capture in fast bus cycles |
| Output Drive | +64 mA sink / –32 mA source - drives heavy capacitive loads and multiple TTL inputs |
| Input Capacitance | 4 pF - minimizes loading on upstream drivers and preserves signal integrity |
| Quiescent ICCZ | 100 µA (outputs disabled) - reduces standby power in 3-State-bus architectures |
| Operating Temperature | –40°C to +85°C - qualified for industrial ambient environments without derating |
Pinout & Package
74ABT373AD,112 is housed in a 20-pin plastic small outline package (SO), SOT163-1, with 7.5 mm body width and standard 1.27 mm pitch. Pin 1 is OE (active-Low output enable); Pin 11 is E (active-High latch enable); Pins 3–4, 7–8, 13–14, 17–18 are D0–D7 inputs; Pins 2, 5–6, 9, 12, 15–16, 19 are Q0–Q7 outputs; Pin 10 is GND; Pin 20 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Active-Low output enable | Controls all eight 3-State outputs independently of latch state - enables bus sharing without data corruption |
| 11 (E) | Active-High latch enable | Enables transparent data flow from Dn to Qn; stores data on High-to-Low transition - defines latch point timing |
| 3,4,7,8,13,14,17,18 (D0–D7) | Data inputs | Accept parallel data from microprocessor data bus or peripheral interface - TTL-compatible voltage thresholds |
| 2,5,6,9,12,15,16,19 (Q0–Q7) | Data outputs | Drive downstream bus segments or memory address/data lines - high-current 3-State buffers prevent contention |
| 10 (GND) | Ground reference | Common return path for all internal logic and I/O - critical for noise immunity and timing stability |
| 20 (VCC) | Positive supply | 5V nominal supply input - powers BiCMOS core and output stages with specified current limits |
Key Features
| Feature | Design Value |
|---|---|
| Independent latch & output control | E and OE operate separately - allows latching new data while holding previous outputs in 3-State |
| Power-up 3-State and reset | Outputs enter high-impedance and latch resets on power ramp - prevents bus contention at startup |
| Live insertion/extraction support | ESD and latch-up robustness allow hot-swap in backplane or modular systems without damage |
| High-current 3-State outputs | +64 mA sink capability - drives up to 16 standard TTL loads or long PCB traces |
Applications
| Microprocessor Data Bus Interface | Memory Address Latching |
|---|---|
Use Scenario: Interfacing an 8-bit microprocessor data bus to peripheral devices with asynchronous timing. IC Role / Device Role / Timing Role: Transparent latch buffers bidirectional data during read/write cycles; OE isolates bus during idle periods. Use Value: Prevents bus contention and enables clean handshaking between CPU and peripherals using minimal control signals. | Use Scenario: Capturing and holding 8-bit address segments for multiplexed memory decoding. IC Role / Device Role / Timing Role: Latches lower address bits during ALE assertion; maintains stable address while higher bits update. Use Value: Eliminates address skew and ensures reliable memory access timing in 8085/8080-based systems. |
| Industrial I/O Expansion Module | Digital Signal Acquisition Buffer |
Use Scenario: Isolating field-side digital inputs from a central controller's data bus in PLC modules. IC Role / Device Role / Timing Role: Latches sensor status bits; OE disconnects module when not selected - avoids bus loading. Use Value: Enables hot-pluggable I/O cards with deterministic isolation and no software-initiated bus arbitration. | Use Scenario: Temporarily storing parallel ADC output words before serial transfer to a host MCU. IC Role / Device Role / Timing Role: Captures full 8-bit conversion result on clock edge; holds data until ready for readout. Use Value: Resolves timing mismatch between fast ADC conversion and slower host read cycles - eliminates sample loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74ABT373N | 20-pin PDIP package; identical AC/DC specs and pinout | Preferred for through-hole prototyping or legacy board rework where SO footprint unavailable | Select when mechanical mounting or hand-soldering requirements favor DIP over SO |
| 74LVX373M | 3.3V-only operation (2.7–3.6V); lower drive (±24mA); different VIL/VIH thresholds | Requires level-shifting in mixed-voltage 5V/3.3V systems; unsuitable for direct 5V bus replacement | Choose only in pure 3.3V designs where lower power and voltage scaling justify redesign |
Compared with SN74ABT373N and 74LVX373M, the 74ABT373AD,112 offers optimal 5V bus compatibility, industrial temperature range, and SO packaging for space-constrained PCBs - making it the preferred choice for new 5V embedded control designs requiring reliability and drop-in availability.
Availability
74ABT373AD,112 is available at Aetrix Electronics and suitable for microprocessor bus interfacing, memory address latching, and industrial I/O expansion requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74ABT373AD,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial, and IoT applications, with roots in Philips' pioneering IC development.
The 74ABT373AD,112 belongs to NXP's ABT-series advanced BiCMOS logic family, engineered specifically for high-speed, high-drive 5V bus interface and data latching in industrial control and legacy computing systems.
FAQ
What is the function of the OE pin on the 74ABT373AD,112?
The OE (Output Enable) pin on the 74ABT373AD,112 is an active-Low control that independently enables or disables all eight 3-State outputs. When OE is Low, the latched or transparent data appears at Q0–Q7; when OE is High, outputs enter high-impedance state - allowing safe bus sharing without contention. This functionality is fully documented in the 74ABT373AD,112 datasheet's FUNCTION TABLE and PIN DESCRIPTION sections.
Does the 74ABT373AD,112 support live insertion into a powered system?
Yes, the 74ABT373AD,112 supports live insertion and extraction due to its built-in ESD protection (>2000 V HBM, >200 V MM) and latch-up immunity (>500 mA per JEDEC Std 17). These features are explicitly verified in the 74ABT373AD,112 product specification and make it suitable for modular backplane and hot-swap I/O applications - a key design advantage confirmed in the FEATURES section.
What is the maximum propagation delay for the 74ABT373AD,112 under industrial conditions?
The maximum propagation delay (Dn to Qn) for the 74ABT373AD,112 is 5.1 ns at VCC = 5.0 V ±0.5 V and Tamb = –40°C to +85°C, as specified in the AC CHARACTERISTICS table. This value reflects worst-case timing across the full operating temperature and voltage range - critical for timing budgeting in high-speed 5V bus designs using the 74ABT373AD,112.
How does the 74ABT373AD,112 handle power-up sequencing?
The 74ABT373AD,112 incorporates power-up 3-State and power-up reset features: outputs default to high-impedance, and the latch initializes to a known state upon VCC ramp. This behavior prevents bus contention and undefined logic states during system startup - a guaranteed characteristic validated in the 74ABT373AD,112 DC ELECTRICAL CHARACTERISTICS and DESCRIPTION sections.
Is the 74ABT373AD,112 pin-compatible with other 74-series octal latches?
The 74ABT373AD,112 shares the same 20-pin SO footprint and pinout as the SN74ABT373N (PDIP) and 74ABT373AD,118 (same SO package), but differs from non-ABT variants like 74LS373 in drive strength, speed, and input thresholds. Pin compatibility is confirmed in the PIN CONFIGURATION diagram and ORDERING INFORMATION table of the 74ABT373AD,112 datasheet - ensuring mechanical and logical interoperability within the ABT family.
74ABT373AD,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74ABT
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 4.5V ~ 5.5V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 3.6ns
- Current - Output High, Low:
- 32mA, 64mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SO
74ABT373AD,112 FAQ
1.How can I place an order for 74ABT373AD,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74ABT373AD,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74ABT373AD,112 reliable?
The price and inventory of 74ABT373AD,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ABT373AD,112 is usually 5 days.
3.What payment methods are accepted for 74ABT373AD,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ABT373AD,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74ABT373AD,112?
74ABT373AD,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74ABT373AD,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74ABT373AD,112?
For technical support, including 74ABT373AD,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ABT373AD,112 requirements.
6.How does Aetrix verify that 74ABT373AD,112 is sourced from the original manufacturer or authorized distributors?
All 74ABT373AD,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ABT373AD,112 meets industry standards.
7.What is the process for return or replacement of 74ABT373AD,112?
All 74ABT373AD,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74ABT373AD,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74ABT373AD,112 part is unused and in its original packaging.
Return procedure for 74ABT373AD,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74ABT373AD,112 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
