My Inquiry
My Account
Nexperia USA Inc. 74ALVC373BQ,115
- Part No.:
- 74ALVC373BQ,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Latches
- Package:
- 20-VFQFN Exposed Pad
- Datasheet:
-
74ALVC373BQ,115.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20HVQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,113
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74ALVC373BQ,115 from Nexperia is an octal D-type transparent latch with 3-state outputs, designed for data latching and bus isolation in low-voltage digital systems. It operates from 1.65 V to 3.6 V, features latch enable (LE) and output enable (OE) controls, Schmitt-trigger inputs for noise immunity, and IOFF circuitry for partial power-down protection. Used in microcontroller peripheral interfacing, memory address latching, and bidirectional bus buffering.
For engineers reviewing the 74ALVC373BQ,115 datasheet, 74ALVC373BQ,115 pinout, 74ALVC373BQ,115 application, or 74ALVC373BQ,115 equivalent, key selection criteria include its 20-terminal DHVQFN package, -40 °C to +125 °C temperature range, 3.3 ns max propagation delay at 3.3 V, IOFF-enabled power-down safety, and compatibility with mixed-voltage TTL/CMOS logic interfaces.
Technical Context
The device implements eight independent D-type latches with transparent mode operation when LE is HIGH and edge-triggered capture on LE HIGH-to-LOW transition. Each latch output drives a 3-state buffer controlled separately by OE (active LOW), enabling dynamic bus sharing without affecting internal latch states.
Schmitt-trigger inputs tolerate slow input edges (≤20 ns/V rise/fall rate), while the IOFF circuit disables outputs and blocks backflow current when VCC = 0 V - critical for hot-swap and multi-rail power sequencing in industrial control and embedded computing systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 3.6 V - supports direct interface with 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Propagation Delay (D→Q) | 3.3 ns max at VCC = 3.3 V - enables reliable timing in high-speed data paths up to ~150 MHz system clock equivalents. |
| IOFF Leakage Current | ±80 μA max at VCC = 0 V - prevents damaging backflow during partial power-down, meeting JESD78 Class II.A latch-up robustness. |
| Input Thresholds (VIH/VIL) | VIL ≤ 0.8 V, VIH ≥ 2.0 V at VCC = 3.3 V - ensures clean switching with TTL-compatible driving sources. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to drive 15 pF loads across 10 cm PCB traces or standard CMOS fan-out of 20+. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive ECUs, industrial PLC I/O modules, and telecom baseband processing. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - exceeds JEDEC JS-001/JS-002 requirements for assembly-line handling and field reliability. |
Pinout & Package
DHVQFN20 package (SOT764-1): 2.5 mm × 4.5 mm × 0.85 mm body, thermally enhanced exposed pad (GND-connected recommended), no leads, 20 terminals, lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable | Active LOW control for all 8 outputs; asserts high-impedance state without altering latch contents. |
| 2–9, 12, 15–19 (Q0–Q7) | 3-State Latch Outputs | Individually latched data outputs; driven HIGH/LOW or tri-stated based on OE and stored latch state. |
| 3–4, 7–8, 13–14, 17–18 (D0–D7) | Data Inputs | Asynchronous inputs feeding respective latches; transparent when LE = HIGH, latched on LE ↓. |
| 11 (LE) | Latch Enable | Active HIGH; enables transparency; stores data on HIGH-to-LOW transition with 0.8 ns setup/hold time. |
| 10 (GND) | Ground Reference | Primary 0 V reference for all signals and power; thermal pad must be connected to GND plane for thermal performance. |
| 20 (VCC) | Supply Voltage | Single 1.65–3.6 V supply powering logic core and I/O buffers; decoupling capacitor required within 5 mm. |
Key Features
| Feature | Design Value |
|---|---|
| Wide VCC range (1.65–3.6 V) | Enables interoperability across 1.8 V FPGA I/O banks, 2.5 V ASIC cores, and 3.3 V legacy peripherals without voltage translation. |
| IOFF partial power-down | Prevents reverse current flow when VCC = 0 V, allowing safe insertion/removal in live backplanes or multi-supply subsystems. |
| Schmitt-trigger inputs | Accepts slow-rising signals (≥10 ns/V) from mechanical switches, sensors, or long traces without external hysteresis components. |
| 20-terminal DHVQFN package | Reduces PCB area by 60% vs SO20, improves thermal resistance (111 °C/W), and eliminates lead-related solder joint fatigue. |
| JESD78 Class II.A latch-up immunity | Withstands >250 mA transient current injection - suitable for noisy industrial environments with EFT/burst coupling. |
Applications
| Microcontroller Bus Interface | Memory Address Latching |
|---|---|
Use Scenario: Isolating and latching 8-bit address/data multiplexed buses between ARM Cortex-M microcontrollers and external SRAM or flash memory. IC Role / Device Role / Timing Role: Acts as address latch during ALE pulse; holds stable address while data transfers occur on shared AD lines. Use Value: Eliminates need for discrete glue logic; reduces timing uncertainty with 3.3 ns D→Q delay and guaranteed 0.8 ns setup/hold margins at 3.3 V. | Use Scenario: Capturing and holding row/column addresses in DRAM controllers or video frame buffer interfaces. IC Role / Device Role / Timing Role: Transparently passes address bits during LE HIGH, then freezes them on LE LOW to synchronize with memory access cycles. Use Value: Enables precise address hold timing for sub-20 ns DRAM tRCD compliance; IOFF protects against bus contention during controller reset sequences. |
| Bidirectional Data Bus Buffering | Industrial I/O Module Isolation |
Use Scenario: Managing shared data buses between multiple masters (e.g., MCU, DSP, FPGA) in test equipment or instrumentation racks. IC Role / Device Role / Timing Role: Provides 3-state output control per channel via OE, allowing one master to drive while others float. Use Value: Prevents bus contention faults; ±24 mA drive strength supports up to 10 loads per line; Schmitt inputs reject noise from relay coil transients. | Use Scenario: Isolating field-side digital inputs (pushbuttons, limit switches) from 24 V PLC CPU backplanes operating at 3.3 V logic levels. IC Role / Device Role / Timing Role: Latches debounced switch states and presents clean, synchronized signals to the controller via 3-state outputs. Use Value: IOFF allows safe hot-swap of I/O modules while CPU remains powered; -40 °C to +125 °C rating ensures operation in uncooled enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC373APWR | Same 20-pin TSSOP package; identical VCC range and pinout; slightly higher max tpd (3.9 ns @ 3.3 V). | Lower thermal performance (100 °C/W vs 111 °C/W); less suitable for high-density, convection-cooled industrial boards. | Select if TSSOP footprint compatibility with legacy designs is required and thermal margin >15 °C exists. |
| 74LVCH16373ADGG | 16-bit version in 48-pin TSSOP; dual 8-bit sections; same electrical specs but doubled channel count. | Requires PCB redesign; suited for 16-bit data paths or dual-bus architectures where space permits larger package. | Choose when expanding to 16-bit interfaces or consolidating two 74ALVC373BQ devices into one IC to reduce BOM count. |
Compared with SN74LVC373APWR and 74LVCH16373ADGG, the 74ALVC373BQ,115 offers superior thermal efficiency in compact layouts, tighter propagation delay consistency across voltage/temperature, and native support for hot-swap scenarios via IOFF - making it optimal for space-constrained, high-reliability embedded systems.
Availability
74ALVC373BQ,115 is available at Aetrix Electronics and suitable for microcontroller bus interfacing, memory address latching, bidirectional data bus buffering, and industrial I/O module isolation requiring stable component supply across extended temperature ranges.
Supply support for 74ALVC373BQ,115 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74ALVC series targets low-voltage, high-speed digital interfacing applications, emphasizing power efficiency, robust signal integrity, and seamless integration across mixed-voltage system architectures.
FAQ
What is the function of the IOFF feature in the 74ALVC373BQ,115?
The IOFF feature disables all outputs and blocks current flow when VCC = 0 V, preventing damaging backflow from powered downstream circuits into the unpowered latch. This enables safe partial power-down in multi-rail systems and hot-plug operation without external isolation components - verified per JESD78 Class II.A with ≤80 μA leakage at 3.6 V backdrive.
Can the 74ALVC373BQ,115 operate reliably at 1.65 V supply?
Yes - it is fully specified from 1.65 V to 3.6 V. At 1.65 V, VIH is guaranteed ≥0.65×VCC (≥1.07 V), VOL ≤0.35×VCC (≤0.58 V), and tpd ≤5.4 ns. These parameters ensure noise margins >300 mV and timing closure in 1.8 V domain interfaces, validated across -40 °C to +125 °C.
How does the Schmitt-trigger input improve system robustness?
Schmitt-trigger inputs provide hysteresis (typ. 0.3 V at 3.3 V), rejecting noise and slow-rising signals from mechanical contacts, long PCB traces, or unfiltered sensor outputs. This eliminates need for external RC filters or debounce firmware, supporting reliable operation with input rise/fall rates as slow as 20 ns/V - critical in industrial control and automotive body electronics.
Is the exposed thermal pad on the DHVQFN20 package electrically connected?
The exposed pad (terminal 1 index area) is not electrically connected to any internal node but must be soldered to a GND plane for thermal performance. Per datasheet note, if soldered, it should remain floating or connected to GND - no voltage potential or signal routing is permitted. Thermal resistance drops from 150 °C/W (unsoldered) to 111 °C/W (GND-connected) per JEDEC JESD51-7.
74ALVC373BQ,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74ALVC
- Package/Case:
- 20-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 1.65V ~ 3.6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 2.2ns
- Current - Output High, Low:
- 24mA, 24mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-DHVQFN (4.5x2.5)
74ALVC373BQ,115 FAQ
1.How can I place an order for 74ALVC373BQ,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74ALVC373BQ,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74ALVC373BQ,115 reliable?
The price and inventory of 74ALVC373BQ,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ALVC373BQ,115 is usually 5 days.
3.What payment methods are accepted for 74ALVC373BQ,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ALVC373BQ,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74ALVC373BQ,115?
74ALVC373BQ,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74ALVC373BQ,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74ALVC373BQ,115?
For technical support, including 74ALVC373BQ,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ALVC373BQ,115 requirements.
6.How does Aetrix verify that 74ALVC373BQ,115 is sourced from the original manufacturer or authorized distributors?
All 74ALVC373BQ,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ALVC373BQ,115 meets industry standards.
7.What is the process for return or replacement of 74ALVC373BQ,115?
All 74ALVC373BQ,115 units undergo pre-shipment inspection (PSI). If there is an issue with 74ALVC373BQ,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74ALVC373BQ,115 part is unused and in its original packaging.
Return procedure for 74ALVC373BQ,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74ALVC373BQ,115 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
