My Inquiry
My Account
NXP Semiconductors 74ALVC373PW,118
- Part No.:
- 74ALVC373PW,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Latches
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74ALVC373PW,118.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:27,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74ALVC373PW,118 from Nexperia is an octal D-type transparent latch with 3-state outputs, used for data latching and bus isolation in digital systems. It operates from 1.65 V to 3.6 V, features latch enable (LE) and output enable (OE) controls, supports -40 °C to +125 °C operation, and includes IOFF circuitry for partial power-down protection. It is commonly deployed in microcontroller I/O expansion and memory address/data bus buffering.
For engineers reviewing the 74ALVC373PW,118 datasheet, 74ALVC373PW,118 pinout, 74ALVC373PW,118 application, or 74ALVC373PW,118 equivalent, key selection criteria include its 20-pin TSSOP package, 3.3 ns max propagation delay at 3.3 V, Schmitt-trigger input tolerance, IOFF-enabled power-down safety, and compatibility with mixed-voltage TTL/CMOS interfaces.
Technical Context
This device implements eight independent D-type latches with transparent mode when LE is HIGH and edge-triggered capture on LE HIGH-to-LOW transition. Each latch output drives a 3-state buffer controlled separately by OE (active LOW), enabling bidirectional bus sharing without affecting internal latch state.
Schmitt-trigger inputs tolerate slow signal edges, and the IOFF circuit disables outputs during power-down to prevent backflow current. The design complies with JEDEC standards JESD8-7, JESD8-5, and JESD8C/JESD36 across its full 1.65–3.6 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.65 V to 3.6 V - Enables direct interface with 1.8 V, 2.5 V, and 3.3 V logic domains without level shifters. |
| Propagation Delay (D→Q) | 3.3 ns max at VCC = 3.3 V - Supports high-speed data capture in sub-100 MHz digital control paths. |
| IOFF Leakage Current | ±10 μA max at VCC = 0 V - Ensures safe bus isolation during hot-swap or partial system power-down. |
| Input Thresholds (VIH/VIL) | VIH = 2.0 V min, VIL = 0.8 V max at VCC = 3.3 V - Guarantees reliable TTL-level compatibility and noise margin. |
| Output Drive Strength | ±24 mA at VOH/VOL - Sustains robust signal integrity driving 30 pF loads across industrial temperature range. |
| Operating Temperature | -40 °C to +125 °C - Qualified for under-hood automotive modules and industrial PLC I/O stages. |
| ESD Protection | HBM > 2000 V, CDM > 1000 V - Reduces susceptibility to handling damage in automated assembly environments. |
Pinout & Package
TSSOP20 plastic thin shrink small outline package (SOT360-1); 20 leads; body width 4.4 mm; 0.65 mm pitch; exposed thermal pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable | Active LOW control for all 8 outputs; does not affect latch state - enables shared-bus arbitration. |
| 2–9, 12–19 (Q0–Q7) | 3-State Latch Outputs | Tri-state buffered copies of stored D-inputs; high-impedance when OE = HIGH - prevents bus contention. |
| 3–4, 7–8, 13–14, 17–18 (D0–D7) | Data Inputs | Asynchronous inputs sampled when LE = HIGH; Schmitt-triggered for slow-edge immunity. |
| 11 (LE) | Latch Enable | Active HIGH transparency control; HIGH-to-LOW edge captures D-inputs into latches - defines sampling timing. |
| 10 (GND) | Ground Reference | 0 V return path for all signals and power; decoupling capacitor must be placed adjacent to pin 20. |
| 20 (VCC) | Supply Voltage | Primary power rail; requires local 100 nF ceramic decoupling between pins 10 and 20 per JEDEC layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Wide Supply Range | 1.65–3.6 V operation eliminates need for separate voltage rails in mixed-supply systems. |
| IOFF Partial Power-Down | Outputs disable automatically when VCC = 0 V, preventing back-current in hot-plug or sleep-mode applications. |
| Schmitt-Trigger Inputs | Input hysteresis ≥ 0.5 V at 3.3 V ensures clean switching with noisy or slow-rising control signals (e.g., reset lines). |
| JEDEC Compliance | Fully compliant with JESD8-7 (1.65–1.95 V), JESD8-5 (2.3–2.7 V), and JESD8C/JESD36 (2.7–3.6 V) - guarantees interoperability across voltage bins. |
| Latch-Up Immunity | Exceeds 250 mA per JESD78 Class II.A - withstands transient overvoltage events in industrial environments. |
Applications
| Microcontroller I/O Expansion | Memory Address/Data Bus Buffering |
|---|---|
Use Scenario: Expanding GPIO count on an ARM Cortex-M4 MCU with limited native parallel I/O. IC Role / Device Role / Timing Role: Transparent latch capturing parallel sensor data or display control bits synchronized to LE strobe. Use Value: Enables deterministic 8-bit parallel data capture at up to 100 MHz clock-equivalent rates while isolating MCU pins from bus loading. |
Use Scenario: Isolating address/data lines between an FPGA and external SRAM in a real-time motion controller. IC Role / Device Role / Timing Role: Bidirectional bus latch holding address during memory access cycles; OE enables read/write direction control. Use Value: Prevents signal contention during bus turnaround and reduces FPGA I/O drive burden via local 24 mA sourcing capability. |
| Industrial PLC Input Module | Automotive Body Control Unit |
Use Scenario: Conditioning and latching 8-channel discrete 24 V DC sensor inputs in a DIN-rail mounted PLC base unit. IC Role / Device Role / Timing Role: Level-translated interface between optocoupler outputs and 3.3 V FPGA logic; LE synchronized to scan cycle. Use Value: Provides ESD-hardened (2000 V HBM), wide-temp (-40 °C to +125 °C) latching with IOFF for safe firmware updates. |
Use Scenario: Managing door lock actuator status feedback and window motor control signals in a BCM module. IC Role / Device Role / Timing Role: Isolating CAN subsystem logic from high-noise power-stage drivers using OE-controlled 3-state outputs. Use Value: Eliminates ground-loop coupling via galvanic separation and supports ASIL-B compatible fault detection via latch state monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC373APWR | TI part; identical 20-pin TSSOP; 3.3 V only rated (1.65–3.6 V same), but tpd = 4.2 ns max at 3.3 V vs. 3.3 ns for Nexperia. | Valid for 3.3 V-only designs; lacks extended 1.65 V support for ultra-low-power modes. | Select if TI ecosystem alignment or existing PCB footprint reuse is prioritized over minimal propagation delay. |
| 74LVCH16373ADGG | Nexperia 16-bit version in 48-pin TSSOP; double channel count, same VCC range and IOFF, but larger footprint and higher static current (10 μA vs. 0.2 μA). | Suitable for high-density bus interfaces requiring 16-bit latching; not drop-in for 8-bit layouts. | Choose when expanding to dual-octet data paths without redesigning control logic timing. |
Compared with SN74LVC373APWR, the 74ALVC373PW,118 delivers 0.9 ns faster propagation and guaranteed 1.65 V operation; versus 74LVCH16373ADGG, it offers half the pin count and 5× lower ICC, making it optimal for space-constrained 8-bit I/O expansion.
Availability
74ALVC373PW,118 is available at Aetrix Electronics and suitable for microcontroller I/O expansion, memory bus buffering, industrial PLC input modules, and automotive body control units requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74ALVC373PW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74ALVC series targets low-voltage, high-speed digital interfacing with emphasis on power efficiency, mixed-voltage compatibility, and robustness in harsh environments.
FAQ
What is the minimum supply voltage required for guaranteed operation of the 74ALVC373PW,118?
The device is fully specified from 1.65 V to 3.6 V per JEDEC JESD8-7. At 1.65 V, VIH is guaranteed at 0.65 × VCC (≥1.07 V), VOL ≤ 0.35 × VCC (≤0.58 V), and tpd ≤ 5.4 ns. Operation below 1.65 V is not characterized and may result in undefined timing or logic behavior.
Can the 74ALVC373PW,118 safely interface with 5 V TTL logic inputs?
Yes - inputs are overvoltage tolerant up to 3.6 V, and VIH is defined down to 0.65 × VCC. When VCC = 3.3 V, VIH = 2.0 V min, which exceeds standard TTL VIH (2.0 V). However, direct connection to 5 V outputs requires external clamping or level-shifting, as absolute maximum input voltage is +4.6 V and sustained 5 V violates limiting values.
How does the IOFF feature behave during system power sequencing?
When VCC drops to 0 V, the IOFF circuit disables all outputs regardless of OE or LE state, limiting OFF-state leakage to ±10 μA max. This prevents back-current flow from powered bus segments into unpowered sections - critical for hot-swap compliance and mixed-rail system reliability.
Is the thermal pad on the TSSOP20 package (SOT360-1) electrically connected?
No - the exposed pad on the 74ALVC373PW,118's SOT360-1 package is not electrically connected to any internal node. Per Nexperia documentation, it may remain floating or be soldered to GND for thermal improvement, but no electrical requirement exists for connection.
74ALVC373PW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74ALVC
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 1.65V ~ 3.6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 2.2ns
- Current - Output High, Low:
- 24mA, 24mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
74ALVC373PW,118 FAQ
1.How can I place an order for 74ALVC373PW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74ALVC373PW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74ALVC373PW,118 reliable?
The price and inventory of 74ALVC373PW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ALVC373PW,118 is usually 5 days.
3.What payment methods are accepted for 74ALVC373PW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ALVC373PW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74ALVC373PW,118?
74ALVC373PW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74ALVC373PW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74ALVC373PW,118?
For technical support, including 74ALVC373PW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ALVC373PW,118 requirements.
6.How does Aetrix verify that 74ALVC373PW,118 is sourced from the original manufacturer or authorized distributors?
All 74ALVC373PW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ALVC373PW,118 meets industry standards.
7.What is the process for return or replacement of 74ALVC373PW,118?
All 74ALVC373PW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74ALVC373PW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74ALVC373PW,118 part is unused and in its original packaging.
Return procedure for 74ALVC373PW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74ALVC373PW,118 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
