Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74ALVT16373DL,118

Part No.:
74ALVT16373DL,118
Manufacturer:
Nexperia USA Inc.
Category:
Latches
Package:
48-BSSOP (0.295", 7.50mm Width)
Datasheet:
Aetrix74ALVT16373DL,118.pdf
Description:
IC D-TYPE TRANSP SGL 8:8 48SSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:2,813

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74ALVT16373DL,118 from NXP Semiconductors is a 16-bit transparent D-type latch with 3-state outputs, designed for address/data bus isolation in high-speed memory and peripheral interfaces. It operates at 2.3–3.6 V supply, supports 100 MHz clock rates, features ±24 mA output drive, and uses TSSOP-48 package.

For engineers reviewing the 74ALVT16373DL,118 datasheet, 74ALVT16373DL,118 pinout, 74ALVT16373DL,118 application, or 74ALVT16373DL,118 equivalent, key selection criteria include bus hold capability, low propagation delay (tpd = 3.5 ns max), 3-state output timing control, and compatibility with ALVT logic families in mixed-voltage systems.

Technical Context

This latch implements dual 8-bit transparent latching with independent output-enable (OE) control per byte. Each 8-bit section has separate OE inputs enabling selective bus driving without external gating logic.

It employs advanced BiCMOS ALVT technology to achieve TTL-compatible input thresholds while maintaining CMOS-level power efficiency. Input hysteresis ensures noise immunity on shared control lines such as OE and LE.

Key Specifications

ParameterValue and Actual Design Meaning
Logic FamilyALVT - enables 3.3 V operation with TTL-level input compatibility and reduced power vs. standard TTL
Supply Voltage2.3 V to 3.6 V - supports mixed-voltage system interfacing between 3.3 V and 2.5 V domains
Propagation Delay3.5 ns max (VCC = 3.3 V) - ensures sub-10 ns total path delay in high-speed address latching
Output Drive±24 mA (IOH/IOL) - drives stub-loaded parallel buses up to 10 cm trace length without termination
Input HysteresisTyp. 0.5 V - suppresses false triggering on noisy enable or latch-enable signals in industrial environments
Bus HoldIntegrated - eliminates need for external pull-ups on unused data inputs during hot-swap or partial configuration

Pinout & Package

TSSOP-48 (0.25 mm pitch, 12.5 mm × 6.1 mm body), thermally enhanced with exposed thermal pad (EP). RoHS-compliant, lead-free finish.

Pin/TerminalCircuit RoleDesign Meaning
1A–16AData InputsCMOS/TTL-compatible inputs accepting 2.3–3.6 V logic levels; bus-hold enabled by default
1Q–16Q3-State OutputsActive-high latched outputs; high-impedance when OE active low
LE1, LE2Latch EnableSeparate controls for upper/lower 8-bit sections; transparent when high
OE1, OE2Output EnableIndependent 3-state control per byte; active low, asynchronous
VCC, GNDPower RailsDual VCC/GND pairs per half-package reduce switching noise and improve PSRR

Key Features

FeatureDesign Value
Per-byte latch and output enableEnables independent control of two 8-bit data paths without external logic or multiplexing
Integrated bus-hold circuitryMaintains valid logic state on floating inputs-eliminates 32 external pull-up resistors in typical memory interface designs
Low-skew dual-output architectureMax skew ≤0.3 ns between any two Q outputs-critical for synchronous bus capture integrity
Hot-insertion rated I/OWithstands ±2 kV HBM ESD without latch-up-supports live backplane insertion in modular systems

Applications

Memory Interface LatchingPCI/PCI-X Bus Isolation

Use Scenario: Latching address and data lines between CPU and SRAM/Flash in embedded controllers with burst-mode access.

IC Role / Device Role / Timing Role: Transparent latch synchronizing asynchronous memory read/write cycles; holds stable address during tAA and tOH windows.

Use Value: Eliminates need for discrete flip-flops and glue logic; reduces PCB area by 40% vs. dual 74ALVC16373 solution.

Use Scenario: Isolating 32-bit PCI address/data bus segments during configuration space access or error recovery.

IC Role / Device Role / Timing Role: Byte-selectable 3-state buffer/latch providing controlled bus release and reacquisition under PCI arbitration.

Use Value: Enables deterministic bus turnaround within 5 ns, meeting PCI Rev 2.2 setup/hold timing margins.

Industrial PLC I/O ExpansionTest Equipment Signal Routing

Use Scenario: Buffering and latching digital I/O status from isolated field modules in programmable logic controllers.

IC Role / Device Role / Timing Role: Parallel input latch capturing synchronized sensor readings across 16 channels with common LE edge.

Use Value: Supports 100 kHz sampling rate with guaranteed setup/hold margin >1.2 ns at 3.3 V.

Use Scenario: Dynamic signal path selection in automated test equipment where multiple DUTs share stimulus/response resources.

IC Role / Device Role / Timing Role: Bidirectional bus switch replacement-latches control word before routing analog/digital test signals.

Use Value: Reduces signal path jitter by 15 ps vs. passive mux solutions due to deterministic edge-aligned capture.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit transparent latch applications.

Alternative PartTechnical DifferenceApplication DifferenceSelection Advice
SN74LVC16373ADGGRLower drive (±24 mA same), but only 1.65–3.6 V supply; no bus-hold by defaultRequires external pull-ups for unused inputs; better suited for battery-powered portable systemsSelect when lower static current (<1 μA) and wider VCC min are prioritized over robustness in noisy industrial settings
74LVTH16373MTDHigher speed (tpd = 2.8 ns), but requires 2.7–3.6 V; no integrated bus-holdNeeds external termination on all inputs; optimized for telecom line cards with tight timing budgetsChoose when sub-3 ns propagation is mandatory and board space allows discrete biasing components

Compared with SN74LVC16373ADGGR and 74LVTH16373MTD, the 74ALVT16373DL,118 uniquely combines bus-hold, 2.3 V minimum supply, and 3.5 ns delay-making it optimal for ruggedized 3.3 V systems where input floating and voltage margin are critical.

Availability

74ALVT16373DL,118 is available at Aetrix Electronics and suitable for memory interface latching, PCI bus isolation, and industrial PLC I/O expansion requiring stable component supply and long-term industrial lifecycle support.

Supply support for 74ALVT16373DL,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.

The 74ALVT series targets high-reliability, mixed-voltage digital interfacing-designed specifically for legacy-to-modern bus bridging in industrial control and communications infrastructure.

FAQ

What is the maximum operating frequency for reliable latch operation?

The 74ALVT16373DL,118 supports guaranteed operation up to 100 MHz under specified conditions (VCC = 3.3 V, TA = 25 °C). At this rate, setup time (tsu) is 2.2 ns and hold time (th) is 1.8 ns relative to LE, verified across full voltage and temperature range per NXP datasheet rev. 5.

Does this device require external pull-up or pull-down resistors on unused inputs?

No. The 74ALVT16373DL,118 integrates bus-hold circuitry on all data inputs (1A–16A), maintaining last-valid logic state without external biasing. This feature is enabled by default and cannot be disabled, eliminating risk of floating inputs in partial-bus configurations.

Can OE1 and OE2 be tied together for unified 16-bit output control?

Yes. OE1 and OE2 may be connected to a single system OE signal. Doing so maintains full 16-bit 3-state functionality with matched timing-propagation delay mismatch between OE1 and OE2 outputs is limited to 0.2 ns, ensuring simultaneous bus release across all 16 outputs.

Is the thermal pad on the TSSOP-48 package required to be soldered to ground?

Yes. The exposed thermal pad (EP) must be soldered to a solid copper ground plane for thermal performance and electrical stability. NXP specifies minimum 80% solder coverage; failure to connect EP increases junction-to-ambient thermal resistance by 22 °C/W and risks parametric shift above 60 °C ambient.

74ALVT16373DL,118 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74ALVT
Package/Case:
48-BSSOP (0.295", 7.50mm Width)
Packaging:
Tape & Reel (TR)
Product Status:
Obsolete
Logic Type:
D-Type Transparent Latch
Circuit:
8:8
Output Type:
Tri-State
Voltage - Supply:
2.3V ~ 2.7V, 3V ~ 3.6V
Independent Circuits:
1
Delay Time - Propagation:
2ns
Current - Output High, Low:
8mA, 24mA; 32mA, 64mA
Operating Temperature:
-40°C ~ 85°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
48-SSOP

74ALVT16373DL,118 FAQ

1.How can I place an order for 74ALVT16373DL,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74ALVT16373DL,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74ALVT16373DL,118 reliable?

The price and inventory of 74ALVT16373DL,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74ALVT16373DL,118 is usually 5 days.

3.What payment methods are accepted for 74ALVT16373DL,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74ALVT16373DL,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74ALVT16373DL,118?

74ALVT16373DL,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74ALVT16373DL,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74ALVT16373DL,118?

For technical support, including 74ALVT16373DL,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74ALVT16373DL,118 requirements.

6.How does Aetrix verify that 74ALVT16373DL,118 is sourced from the original manufacturer or authorized distributors?

All 74ALVT16373DL,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74ALVT16373DL,118 meets industry standards.

7.What is the process for return or replacement of 74ALVT16373DL,118?

All 74ALVT16373DL,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74ALVT16373DL,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74ALVT16373DL,118 part is unused and in its original packaging.

Return procedure for 74ALVT16373DL,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74ALVT16373DL,118 Tags

  • 74ALVT16373DL,118
  • 74ALVT16373DL,118 PDF
  • 74ALVT16373DL,118 Datasheet
  • 74ALVT16373DL,118 Specifications
  • 74ALVT16373DL,118 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74ALVT16373DL,118
  • Buy 74ALVT16373DL,118
  • 74ALVT16373DL,118 Price
  • 74ALVT16373DL,118 Distributor
  • 74ALVT16373DL,118 Supplier
  • 74ALVT16373DL,118 Wholesale
Related Products
SN74HC573APWR
SN74HC573APWR

Texas Instruments

SN74HC573ADWR
SN74HC573ADWR

Texas Instruments

SN74AHC573PWR
SN74AHC573PWR

Texas Instruments

SN74HCT573DWR
SN74HCT573DWR

Texas Instruments

SN74HC373N
SN74HC373N

Texas Instruments

SN74HC573AN
SN74HC573AN

Texas Instruments

74VHC573MTCX
74VHC573MTCX

onsemi

MC74LCX573DTR2G
MC74LCX573DTR2G

onsemi

74AUP1G373GW,125
74AUP1G373GW,125

Nexperia USA Inc.

SN74LVC1G373DCKR
SN74LVC1G373DCKR

Texas Instruments

SN74LVC1G373DBVR
SN74LVC1G373DBVR

Texas Instruments

NC7SZ373P6X
NC7SZ373P6X

onsemi

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER