My Inquiry
My Account
Nexperia USA Inc. 74AVC16373DGG,112
- Part No.:
- 74AVC16373DGG,112
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Latches
- Package:
- 48-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
74AVC16373DGG,112.pdf
- Description:
- IC 16BIT D TRANSP LATCH 48TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,606
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74AVC16373DGG,112 from Nexperia is a 16-bit D-type transparent latch with dual 8-bit sections, 3-state true outputs, 1.2 V to 3.6 V supply operation, 3.6 V I/O tolerance, and Dynamic Controlled Output (DCO) circuitry for noise reduction without speed penalty. It serves as a bus interface latch in high-speed digital systems requiring level translation and transient-robust output drive.
For engineers reviewing the 74AVC16373DGG,112 datasheet, 74AVC16373DGG,112 pinout, 74AVC16373DGG,112 application, or 74AVC16373DGG,112 equivalent, this device is selected for low-voltage bus buffering, live-insertion-capable backplane interfaces, and mixed-supply domain isolation where propagation delay ≤2.8 ns (at 3.3 V), set-up/hold timing margins, and 3.6 V tolerant inputs are critical.
Technical Context
The device implements two independent 8-bit transparent latch sections, each with dedicated latch enable (LE) and output enable (OE) controls. Each section operates synchronously on its LE signal, latching data when LE is HIGH and holding when LE transitions LOW - enabling precise edge-triggered capture without clocks.
Its Dynamic Controlled Output (DCO) circuit dynamically adjusts output impedance during signal transitions to suppress ringing and ground bounce while maintaining full-speed performance. Low-inductance multiple VCC/GND pins further minimize noise, supporting stable operation in dense PCB layouts with fast-switching buses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.2 V to 3.6 V - supports multi-rail systems including 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V logic domains |
| Propagation Delay (tpd) | ≤2.8 ns at VCC = 3.3 V - enables sub-350 MHz bus operation with tight timing margins |
| I/O Tolerance | Up to 3.6 V - allows safe interfacing with higher-voltage peripherals without external level shifters |
| Output Drive Strength | ±12 mA at VCC = 3.0 V - sufficient for driving 50 Ω transmission lines or 15 pF loads at full speed |
| Power Dissipation Capacitance (CPD) | 34 pF per buffer (enabled) - used to calculate dynamic power: PD = CPD × VCC² × fi × N |
| Set-up/Hold Time | tsu = 0.8 ns, th = 1.0 ns at VCC = 3.3 V - defines minimum data stability window before/after LE edge |
| Input Leakage Current | ≤2.5 μA per pin - ensures minimal loading on upstream drivers in high-impedance or battery-sensitive designs |
Pinout & Package
TSSOP48 (SOT362-1) package: plastic thin shrink small outline, 48 leads, 6.1 mm body width, 0.5 mm pitch, lead finish matte tin.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1D0–1D7, 2D0–2D7 (pins 47,46,44,43,41,40,38,37,36,35,33,32,30,29,27,26) | Data inputs | Two independent 8-bit parallel input buses accepting 1.2–3.6 V logic levels |
| 1Q0–1Q7, 2Q0–2Q7 (pins 2,3,5,6,8,9,11,12,13,14,16,17,19,20,22,23) | Data outputs | True 3-state outputs with DCO - actively controlled impedance during transitions to reduce EMI |
| 1LE, 2LE (pins 48, 25) | Latch enable | Active-HIGH per section - enables transparent mode when HIGH; latches data on HIGH-to-LOW transition |
| 1OE, 2OE (pins 1, 24) | Output enable | Active-LOW per section - disables outputs to high-impedance state; required for bus sharing |
| VCC (pins 7,18,31,42) | Supply voltage | Four distributed power pins reduce IR drop and improve PSRR across wide frequency range |
| GND (pins 4,10,15,21,28,34,39,45) | Ground | Eight low-inductance ground connections minimize ground bounce in high-speed switching |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Controlled Output (DCO) | Real-time output impedance adjustment during edges reduces overshoot/ringing without increasing tpd |
| Live Insertion Support | High-impedance default on power-up via nOE pull-up ensures safe hot-plug into live backplanes |
| Multi-Voltage JEDEC Compliance | Fully compliant with JESD8-7 (1.2–1.95 V), JESD8-5 (1.8–2.7 V), and JESD8-1A (2.7–3.6 V) |
| Low Power CMOS Architecture | ICC ≤ 40 μA at VCC = 3.3 V - enables use in always-on or low-duty-cycle control logic |
| Bus-Oriented 3-State Outputs | Independent OE per 8-bit section allows selective tri-stating of half-bus for partial updates or arbitration |
Applications
| PCI Express Add-in Card Interface | Industrial PLC I/O Expansion Module |
|---|---|
Use Scenario: Buffering configuration registers and status data between FPGA and PCIe endpoint ASIC on add-in cards. IC Role / Device Role / Timing Role: Transparent latch capturing parallel register writes during PCIe enumeration; provides voltage-level isolation between 1.2 V FPGA I/O and 3.3 V legacy management logic. Use Value: 3.6 V I/O tolerance eliminates level-shifter components; DCO reduces signal integrity risk on compact card-edge connectors. | Use Scenario: Isolating microcontroller GPIOs from noisy 24 V industrial fieldbus transceivers and sensor inputs. IC Role / Device Role / Timing Role: Bus latch holding command words sent from ARM Cortex-M core to isolated CAN/RS-485 PHY modules. Use Value: Dual-section OE control allows independent enable/disable of control vs. status paths; low leakage (<2.5 μA) preserves sleep-mode current budget. |
| Automotive Infotainment Head Unit | Test Equipment Digital Pattern Generator |
Use Scenario: Interfacing SoC display controller with legacy LVDS timing controller using parallel pixel data bus. IC Role / Device Role / Timing Role: Synchronizing burst-mode pixel transfers across voltage domains (1.8 V SoC → 3.3 V timing IC) with precise LE timing. Use Value: Propagation delay ≤2.8 ns at 3.3 V meets 100+ MHz pixel clock timing; TSSOP48 footprint fits constrained board area. | Use Scenario: Driving high-fanout test vectors onto DUT pins with controlled slew and termination matching. IC Role / Device Role / Timing Role: Latching pattern generator outputs before distribution to 16-channel probe interface; DCO matches line impedance dynamically. Use Value: 34 pF CPD enables accurate dynamic power estimation; multiple VCC/GND pins suppress ground bounce during simultaneous switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74AVC16373DGGR | Same function, identical pinout, Texas Instruments version in TSSOP48; slightly higher ICC (max 60 μA vs. 40 μA) | Compatible in TI-based designs; requires validation of DCO behavior under same load conditions | Select if TI ecosystem alignment or existing BOM usage drives sourcing preference |
| 74LVC16373ADGG,112 | Nexperia LVC variant: 1.65–3.6 V only, no 1.2 V support; lacks DCO circuitry; higher VOL at 3.3 V (0.55 V vs. 0.48 V) | Suitable for cost-sensitive 3.3 V-only systems where EMI control is less critical | Choose when lowest cost is priority and 1.2 V operation or DCO is not required |
Compared with SN74AVC16373DGGR, the 74AVC16373DGG,112 offers lower static current and verified DCO performance per Nexperia characterization; versus 74LVC16373ADGG,112, it adds 1.2 V compatibility and active noise suppression - critical for mixed-voltage and high-reliability test equipment.
Availability
74AVC16373DGG,112 is available at Aetrix Electronics and suitable for PCI Express add-in card design, industrial PLC I/O expansion, automotive infotainment head units, and automated test equipment requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for 74AVC16373DGG,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and discrete devices, serving automotive, industrial, and consumer markets with ISO/TS 16949-certified manufacturing.
The 74AVC logic family targets ultra-low-voltage, high-speed digital interfaces - designed specifically for energy-efficient portable electronics, multi-rail computing platforms, and noise-sensitive instrumentation where DCO and live insertion are essential.
FAQ
What is the recommended pull-up resistor value for nOE during live insertion?
A 10 kΩ pull-up resistor from each nOE pin (pins 1 and 24) to VCC is recommended to ensure reliable high-impedance startup. This value balances fast enable timing against quiescent current draw and avoids excessive loading on the VCC rail during hot-plug events.
Does the 74AVC16373DGG,112 support 1.2 V operation with guaranteed timing?
Yes - the device guarantees full functionality at 1.2 V, including propagation delay (tpd ≤3.6 ns), set-up time (tsu ≥0.4 ns), and output drive (±3 mA), per Table 7 and Table 8 of the Rev. 3 datasheet. Operation below 1.2 V is not characterized or supported.
How does Dynamic Controlled Output (DCO) affect signal integrity compared to standard CMOS outputs?
DCO reduces output impedance during rising/falling edges to match transmission line Z₀, suppressing reflections and overshoot. Unlike fixed-series resistors, DCO adapts in real time - preserving edge rate and minimizing added propagation delay, as confirmed by Figure 5's IOH/IOL vs. VO curves across 1.8 V, 2.5 V, and 3.3 V.
Can both latch sections operate independently with different timing signals?
Yes - 1LE (pin 48) and 2LE (pin 25) are fully independent, allowing asynchronous latching of two 8-bit data groups. Similarly, 1OE (pin 1) and 2OE (pin 24) provide separate 3-state control, enabling partial bus updates or arbitration without disturbing the other section's output state.
74AVC16373DGG,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74AVC
- Package/Case:
- 48-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 1.2V ~ 3.6V
- Independent Circuits:
- 2
- Delay Time - Propagation:
- 1.4ns
- Current - Output High, Low:
- 12mA, 12mA
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-TSSOP
74AVC16373DGG,112 FAQ
1.How can I place an order for 74AVC16373DGG,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74AVC16373DGG,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74AVC16373DGG,112 reliable?
The price and inventory of 74AVC16373DGG,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74AVC16373DGG,112 is usually 5 days.
3.What payment methods are accepted for 74AVC16373DGG,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74AVC16373DGG,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74AVC16373DGG,112?
74AVC16373DGG,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74AVC16373DGG,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74AVC16373DGG,112?
For technical support, including 74AVC16373DGG,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74AVC16373DGG,112 requirements.
6.How does Aetrix verify that 74AVC16373DGG,112 is sourced from the original manufacturer or authorized distributors?
All 74AVC16373DGG,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74AVC16373DGG,112 meets industry standards.
7.What is the process for return or replacement of 74AVC16373DGG,112?
All 74AVC16373DGG,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74AVC16373DGG,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74AVC16373DGG,112 part is unused and in its original packaging.
Return procedure for 74AVC16373DGG,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74AVC16373DGG,112 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
