My Inquiry
My Account
Nexperia USA Inc. 74HC373PW,112
- Part No.:
- 74HC373PW,112
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Latches
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74HC373PW,112.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,211
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HC373PW,112 from Nexperia is an octal D-type transparent latch with 3-state outputs, used for data latching and bus isolation in digital systems. It operates from 2.0 V to 6.0 V, features independent latch enable (LE) and output enable (OE) controls, and supports industrial temperature range (−40 °C to +125 °C) in a TSSOP20 package.
For engineers reviewing the 74HC373PW,112 datasheet, 74HC373PW,112 pinout, 74HC373PW,112 application, or 74HC373PW,112 equivalent, this device is selected for bidirectional bus buffering, microcontroller I/O expansion, address/data demultiplexing, and legacy TTL/CMOS interface level translation where low-power, high-noise-immunity latching is required.
Technical Context
The 74HC373PW,112 implements eight independent D-type latches with transparent mode when LE is HIGH and edge-triggered capture on LE HIGH-to-LOW transition. Its 3-state outputs are controlled solely by OE (active LOW), decoupled from latch state - enabling concurrent data retention and bus release.
Input clamping diodes allow safe interfacing to voltages exceeding VCC when used with current-limiting resistors. CMOS-level inputs ensure compatibility with HC-series logic families and provide high noise immunity (typ. 45% of VCC) across its full operating voltage range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 6.0 V - supports mixed-voltage system interfacing and battery-powered operation down to 2 V. |
| Propagation Delay (D→Q) | 15 ns typ. at VCC = 4.5 V, CL = 50 pF - enables reliable timing in 33 MHz+ bus cycles. |
| Output Drive Strength | ±7.8 mA at VCC = 4.5 V - sufficient to drive 10 LS-TTL loads or 20 CMOS inputs without external buffers. |
| Input Thresholds | VIH = 3.15 V min., VIL = 1.35 V max. at VCC = 4.5 V - ensures robust noise margin (>1.1 V) in noisy industrial environments. |
| Power Dissipation | 8.0 μA ICC typ. at VCC = 6.0 V - enables ultra-low static power in always-on control logic stages. |
| Operating Temperature | −40 °C to +125 °C - qualified for under-hood automotive modules and industrial PLC backplanes. |
| ESD Protection | HBM >2000 V, CDM >1000 V - reduces field failure risk during manual handling and board assembly. |
Pinout & Package
TSSOP20 package (SOT360-1): 20-pin thin shrink small outline, 4.4 mm body width, 0.65 mm pitch, exposed thermal pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | 3-state output enable input | Active LOW; places all Q0–Q7 outputs in high-impedance state without affecting internal latch data. |
| 2 (VCC) | Positive supply | Primary power rail; must be decoupled locally with 100 nF ceramic capacitor near pin. |
| 3–4, 7–8, 13–14, 17–18 (D0–D7) | Data inputs | Asynchronous inputs feeding respective latches; accept CMOS-level signals up to VCC + 0.5 V via clamping diodes. |
| 5, 6, 9, 12, 15, 16, 19 (Q0–Q7) | 3-state latch outputs | Non-inverting buffered outputs; high-Z when OE = HIGH, otherwise reflect stored Dn value. |
| 10 (GND) | Ground reference | 0 V return path for all internal circuitry and output current sinks/sources. |
| 11 (LE) | Latch enable input | Active HIGH; enables transparency (Qn follows Dn); HIGH-to-LOW edge captures and holds Dn values. |
| 20 (VCC) | Positive supply | Redundant VCC connection; must be tied to same rail as Pin 2 for optimal noise rejection. |
Key Features
| Feature | Design Value |
|---|---|
| Wide supply range (2.0–6.0 V) | Enables direct interface between 3.3 V microcontrollers and 5 V peripheral buses without level shifters. |
| Independent OE and LE controls | Allows latched data retention while releasing bus lines - critical for multi-master arbitration and hot-swap support. |
| Input clamp diodes | Permits safe connection to 12 V control signals using series resistors, eliminating need for external protection diodes. |
| Latch-up immunity >100 mA | Meets JESD78 Class II Level B - prevents destructive latch-up during transient overvoltage events. |
| −40 °C to +125 °C operation | Validated for extended temperature use in motor drives, power supplies, and outdoor telecom equipment. |
Applications
| Microcontroller I/O Expansion | Address/Data Bus Demultiplexing |
|---|---|
Use Scenario: Expanding GPIO count on an ARM Cortex-M0+ MCU with limited native parallel I/O. IC Role / Device Role / Timing Role: Latches 8-bit parallel data from MCU port under software-controlled LE, then presents stable outputs to external peripherals. Use Value: Enables 8-bit parallel communication with LCD controllers or ADCs without consuming additional MCU pins for handshaking. |
Use Scenario: Separating multiplexed address/data bus in legacy 8051-based embedded systems. IC Role / Device Role / Timing Role: Captures lower byte of AD0–AD7 bus on ALE pulse (mapped to LE), holding address while data transfers occur. Use Value: Eliminates need for dedicated bus transceivers; reduces PCB layer count and BOM cost in space-constrained designs. |
| Industrial Bus Isolation | Legacy System Interface Translation |
Use Scenario: Isolating RS-485 transceiver data lines from noisy PLC backplane logic. IC Role / Device Role / Timing Role: Buffers and latches control signals (DE/RE) with OE synchronized to communication frame boundaries. Use Value: Prevents bus contention during transceiver state transitions; improves EMC performance by reducing ground loop currents. |
Use Scenario: Interfacing modern 3.3 V FPGA I/O banks to legacy 5 V TTL peripherals. IC Role / Device Role / Timing Role: Acts as level-translating latch: accepts 3.3 V CMOS inputs, stores data, and drives 5 V TTL-compatible outputs. Use Value: Provides voltage translation without timing skew - unlike passive resistor dividers - preserving setup/hold margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT373PW,112 | TTL-compatible inputs (VIH = 2.0 V min.), identical pinout and function | Better interoperability with 5 V TTL sources; slightly higher ICC at VCC = 5 V | Select when interfacing legacy 5 V TTL logic without level shifters. |
| SN74LVTH373PWR | Lower VCC range (2.7–3.6 V), LVCMOS inputs, 24 mA drive, different pinout | Optimized for 3.3 V-only systems; not drop-in compatible due to pin reordering and missing VCC/GND redundancy | Choose only for new 3.3 V designs requiring higher drive strength and lower propagation delay (3.5 ns). |
Compared with 74HCT373PW,112, the 74HC373PW,112 offers superior noise immunity and wider voltage flexibility but requires level translation for pure TTL inputs; SN74LVTH373PWR delivers faster switching in 3.3 V domains but sacrifices backward compatibility and thermal ruggedness.
Availability
74HC373PW,112 is available at Aetrix Electronics and suitable for microcontroller I/O expansion, address/data bus demultiplexing, industrial bus isolation, and legacy system interface translation requiring stable component supply across extended temperature ranges.
Supply support for 74HC373PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert specializing in high-performance, energy-efficient logic, analog, and discrete components for automotive, industrial, and consumer markets.
The 74HC373PW,112 belongs to Nexperia's industry-standard HC logic family, designed for robust, low-power digital interfacing in harsh environments where reliability and long-term supply stability are critical.
FAQ
What is the maximum clock frequency supported by the 74HC373PW,112?
The 74HC373PW,112 does not operate on a clock signal - it is a transparent latch controlled by level-sensitive LE and OE inputs. Its usable data rate is determined by propagation delay: at VCC = 4.5 V and CL = 50 pF, tPD is 30 ns max, supporting reliable data capture up to ~16 MHz in synchronous bus applications with proper setup/hold timing.
Can the 74HC373PW,112 drive LEDs directly?
No - the 74HC373PW,112 is not rated for direct LED driving. Its outputs deliver ±7.8 mA (sink/source) at VCC = 4.5 V, insufficient for typical indicator LEDs requiring 10–20 mA. Use external NPN/PNP transistors or dedicated LED drivers to avoid exceeding output current limits and degrading VOL/VOH specifications.
Is the thermal pad on the TSSOP20 package electrically connected?
No - the exposed thermal pad on the SOT360-1 (TSSOP20) package is not electrically connected to any internal node. Per Nexperia documentation, it may remain floating or be soldered to GND for thermal improvement, but no electrical tie is required or recommended for signal integrity.
How does the 74HC373PW,112 differ from the 74LS373 in terms of power and compatibility?
The 74HC373PW,112 consumes ~100× less quiescent current than 74LS373 (8 μA vs. 800 μA), operates from 2–6 V (vs. fixed 5 V), and provides CMOS-level inputs (vs. TTL). It is not pin-compatible with 74LS373 due to different pin assignments (e.g., VCC/GND positions), requiring PCB redesign for replacement.
74HC373PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HC
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 2V ~ 6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 12ns
- Current - Output High, Low:
- 7.8mA, 7.8mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
74HC373PW,112 FAQ
1.How can I place an order for 74HC373PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HC373PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HC373PW,112 reliable?
The price and inventory of 74HC373PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HC373PW,112 is usually 5 days.
3.What payment methods are accepted for 74HC373PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HC373PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HC373PW,112?
74HC373PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HC373PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HC373PW,112?
For technical support, including 74HC373PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HC373PW,112 requirements.
6.How does Aetrix verify that 74HC373PW,112 is sourced from the original manufacturer or authorized distributors?
All 74HC373PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HC373PW,112 meets industry standards.
7.What is the process for return or replacement of 74HC373PW,112?
All 74HC373PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HC373PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HC373PW,112 part is unused and in its original packaging.
Return procedure for 74HC373PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HC373PW,112 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
