My Inquiry
My Account
Nexperia USA Inc. 74HCT373D,653
- Part No.:
- 74HCT373D,653
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Latches
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
74HCT373D,653.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20SO
- Quantity:
- Payment:
- Shipping:
Inventory:6,619
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT373D,653 from Nexperia is an octal D-type transparent latch with 3-state outputs, designed for bus-oriented digital systems requiring data latching and controlled output isolation. It features independent latch enable (LE, active HIGH) and output enable (OE, active LOW), operates from 4.5 V to 5.5 V, supports -40 °C to +125 °C ambient range, and delivers 17 ns typical propagation delay (Dn→Qn) at VCC = 4.5 V - used in microcontroller address/data bus buffering and memory interface circuits.
For engineers reviewing the 74HCT373D,653 datasheet, 74HCT373D,653 pinout, 74HCT373D,653 application, or 74HCT373D,653 equivalent, this device is selected for TTL-level compatible latching in industrial control backplanes, legacy 8-bit CPU support logic, and bidirectional bus isolation where precise set-up/hold timing (12 ns tsu, 4 ns th at VCC = 4.5 V) and low OFF-state leakage (< ±5 μA) are critical.
Technical Context
The 74HCT373D,653 implements eight independent D-type latches with shared LE and OE controls, enabling simultaneous capture of 8-bit parallel data on LE HIGH and high-impedance output disable on OE HIGH. Its TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V) ensure direct interfacing with legacy 5 V logic families without level translation.
Each latch exhibits defined timing behavior: data transparency during LE HIGH, edge-triggered storage on LE HIGH-to-LOW transition with 12 ns minimum set-up and 4 ns minimum hold time, and 19 ns typical 3-state enable/disable delay (ten/tdis). Output drive capability is ±6.0 mA at VOH/VOL specifications, supporting standard 50 pF bus loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures compatibility with 5 V TTL systems and stable operation across industrial temperature range. |
| Propagation Delay (Dn→Qn) | 17 ns typical at VCC = 4.5 V, CL = 50 pF - enables reliable timing in 20 MHz+ bus cycles with margin. |
| Set-up Time (tsu) | 12 ns minimum at VCC = 4.5 V - defines shortest valid data-hold window before LE falling edge. |
| Hold Time (th) | 4 ns minimum at VCC = 4.5 V - specifies minimum data stability required after LE falling edge. |
| Output Drive | ±6.0 mA at VOH ≥ 3.98 V / VOL ≤ 0.26 V - sufficient to drive multiple 74-series inputs or 50 pF traces without fanout limitation. |
| OFF-State Leakage | ±5.0 μA max at VIH/VIL, VCC = 5.5 V - minimizes bus contention current when outputs are disabled. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor drives. |
Pinout & Package
74HCT373D,653 uses the SO20 (SOT163-1) package: plastic small outline, 20 leads, 7.5 mm body width, gull-wing leads, JEDEC MS-013 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | 3-state output enable input | Active LOW control: drives all Q0–Q7 into high-impedance state independently of latch state. |
| 2–9, 12, 15–19 (Q0–Q7) | 3-state latch output | Non-inverting buffered outputs; each reflects stored Dn value when OE = LOW and LE has latched. |
| 3–4, 7–8, 13–14, 17–18 (D0–D7) | Data input | Asynchronous inputs; sampled transparently when LE = HIGH, latched on LE HIGH→LOW transition. |
| 10 (GND) | Ground reference | 0 V return path for all internal circuitry and I/O; must be low-impedance connection. |
| 11 (LE) | Latch enable input | Active HIGH control: enables transparency (LE = HIGH) or captures data (LE HIGH→LOW edge). |
| 20 (VCC) | Positive supply | Primary power rail; decoupling capacitor (100 nF) required within 10 mm of pin for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible input levels | VIH = 2.0 V min, VIL = 0.8 V max at VCC = 4.5–5.5 V - eliminates need for external level shifters when interfacing with 5 V microcontrollers. |
| Independent latch and output control | Separate LE (latch timing) and OE (bus isolation) pins - allows data capture while maintaining bus integrity during read/write arbitration. |
| High noise immunity | Typical noise margin > 0.8 V at VCC = 5 V - suppresses false triggering from EMI in motor drive or power supply environments. |
| ESD protection | HBM > 2000 V, CDM > 1000 V - meets IEC 61000-4-2 Level 2 requirements for handling robustness in assembly lines. |
| Thermal performance | Ptot = 500 mW (SO20), derates 12.3 mW/K above 109 °C - supports continuous operation in sealed enclosures up to +125 °C ambient. |
Applications
| Industrial PLC Backplane | Legacy Microcontroller Address Latching |
|---|---|
|
Use Scenario: Isolating and latching 8-bit address/data bus signals between a main controller and modular I/O cards in a DIN-rail mounted programmable logic controller. IC Role / Device Role / Timing Role: Acts as bi-directional bus buffer and address latch; LE synchronized to controller clock edge, OE controlled by slot-select decoder. Use Value: Enables deterministic 8-bit parallel communication across noisy industrial backplanes with <10 ns timing margin at 10 MHz bus rate. |
Use Scenario: Capturing and holding lower 8 bits of a Z80 or 8085 CPU address bus during memory read/write cycles to decode peripheral addresses. IC Role / Device Role / Timing Role: Transparent latch during MREQ active; stores A0–A7 on rising edge of WR or RD to stabilize address for peripheral selection. Use Value: Eliminates address skew between data and control lines, ensuring reliable access to 27C64 EPROMs and 6264 SRAMs without wait states. |
| Automotive Body Control Module | Test Equipment Digital Pattern Generator |
|
Use Scenario: Buffering sensor status bits (door open, seatbelt fastened, headlight on) from discrete inputs to a CAN gateway MCU in a vehicle body control unit. IC Role / Device Role / Timing Role: Latches asynchronous mechanical switch inputs on ignition-on pulse (LE), then presents stable data to MCU via shared data bus (OE controlled per subsystem). Use Value: Prevents metastability and bounce-induced glitches during cold-cranking voltage dips, validated to operate continuously at 125 °C junction temperature. |
Use Scenario: Generating repeatable 8-bit stimulus patterns for IC functional testing, where pattern stability and fast output enable/disable are required between test vectors. IC Role / Device Role / Timing Role: Stores preloaded test vector in latch (LE strobed), then drives DUT inputs only when OE asserts - minimizing bus contention during vector transitions. Use Value: Achieves sub-20 ns vector setup/hold compliance and <500 ps output skew across all 8 bits, critical for high-speed digital ATE. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT373PW,118 | TSSOP20 package (4.4 mm width); 10.0 mW/K thermal derating above 100 °C vs. SO20's 12.3 mW/K at 109 °C. | Better PCB space efficiency but lower thermal mass; requires tighter layout for same 125 °C operation. | Select for high-density boards where footprint reduction outweighs thermal margin trade-off. |
| SN74HCT373N | DIP-20 package; no surface-mount leads; higher parasitic inductance; rated only to +70 °C ambient. | Prototyping and through-hole legacy systems only; not suitable for industrial or automotive reflow assembly. | Choose only for breadboard evaluation or repair of vintage equipment; avoid for new production designs. |
Compared with 74HCT373D,653, the PW variant offers 30 % smaller footprint but reduced thermal headroom, while the SN74HCT373N provides through-hole convenience at the cost of temperature rating and modern manufacturability - making the SO20 version optimal for volume industrial applications demanding both reliability and SMT compatibility.
Availability
74HCT373D,653 is available at Aetrix Electronics and suitable for industrial PLC backplanes, automotive body control modules, and legacy microcontroller address latching requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HCT373D,653 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert delivering high-performance logic, analog, and MOSFET solutions with focus on efficiency, reliability, and miniaturization for industrial, automotive, and consumer markets.
The 74HCT373 series belongs to Nexperia's legacy logic portfolio, engineered specifically for robust 5 V TTL-compatible bus interfacing in harsh environments - emphasizing latch timing precision, ESD resilience, and extended temperature operation.
FAQ
What is the maximum clock frequency supported by the 74HCT373D,653?
The 74HCT373D,653 is not a clocked register but a transparent latch with no internal clock; its usable data rate depends on external LE timing. With 12 ns set-up and 19 ns enable time, it supports reliable operation in 20 MHz bus systems when LE is driven by a clean, low-jitter signal meeting specified timing margins.
Can the 74HCT373D,653 interface directly with 3.3 V microcontrollers?
No - the 74HCT373D,653 has TTL input thresholds (VIH ≥ 2.0 V) but is specified only for VCC = 4.5–5.5 V operation. Driving its inputs from a 3.3 V MCU violates recommended operating conditions; a level-shifting buffer or 74LVC373 variant is required for 3.3 V system integration.
How does the latch enable (LE) pin behave during power-up?
At power-up, LE must be held LOW until VCC stabilizes above 4.5 V to prevent metastable latching. The datasheet specifies no guaranteed reset state; external pull-down (e.g., 10 kΩ to GND) is recommended to ensure predictable initialization before firmware asserts LE.
Is the 74HCT373D,653 suitable for automotive applications?
Yes - the -40 °C to +125 °C operating range, AEC-Q200 not applicable but JESD78 Class II latch-up immunity (>100 mA), and HBM ESD rating >2000 V meet baseline requirements for non-safety-critical automotive modules such as body electronics, provided board-level thermal design maintains junction temperature within spec.
74HCT373D,653 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HCT
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 4.5V ~ 5.5V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 14ns
- Current - Output High, Low:
- 6mA, 6mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SO
74HCT373D,653 FAQ
1.How can I place an order for 74HCT373D,653 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT373D,653 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT373D,653 reliable?
The price and inventory of 74HCT373D,653 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT373D,653 is usually 5 days.
3.What payment methods are accepted for 74HCT373D,653?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT373D,653 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT373D,653?
74HCT373D,653 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT373D,653 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT373D,653?
For technical support, including 74HCT373D,653 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT373D,653 requirements.
6.How does Aetrix verify that 74HCT373D,653 is sourced from the original manufacturer or authorized distributors?
All 74HCT373D,653 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT373D,653 meets industry standards.
7.What is the process for return or replacement of 74HCT373D,653?
All 74HCT373D,653 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT373D,653, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT373D,653 part is unused and in its original packaging.
Return procedure for 74HCT373D,653:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT373D,653 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
