My Inquiry
My Account
Nexperia USA Inc. 74HCT373PW,112
- Part No.:
- 74HCT373PW,112
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Latches
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74HCT373PW,112.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,061
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74HCT373PW,112 from Nexperia is an octal D-type transparent latch with 3-state outputs, designed for bus-oriented digital systems requiring data latching and controlled output isolation. It features TTL-compatible input thresholds (VIH = 2.0 V min, VIL = 0.8 V max at VCC = 5 V), operates from 4.5 V to 5.5 V, supports -40 °C to +125 °C ambient range, and delivers propagation delay of 17 ns (typ) from D to Q at VCC = 4.5 V - used in microcontroller address/data bus buffering and memory interface control.
For engineers reviewing the 74HCT373PW,112 datasheet, 74HCT373PW,112 pinout, 74HCT373PW,112 application, or 74HCT373PW,112 equivalent, this device is selected for its precise TTL-level input compatibility, guaranteed 3-state output disable timing (ten = 19 ns typ), low ICC supply current (8 μA typ), and TSSOP20 package suitability for high-density PCB layouts in industrial control and instrumentation systems.
Technical Context
The 74HCT373PW,112 implements eight independent D-type latches with shared LE (latch enable, active HIGH) and OE (output enable, active LOW) controls. Its TTL-input logic thresholds ensure direct interfacing with legacy 5 V microcontrollers without level-shifting.
Each latch operates in transparent mode when LE is HIGH (Qn follows Dn), captures data on LE HIGH-to-LOW transition (with 12 ns minimum setup/hold time at VCC = 4.5 V), and places outputs in high-impedance state when OE is HIGH - enabling bidirectional bus sharing without contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 4.5 V to 5.5 V - ensures stable operation with standard 5 V logic rails and tolerance for ±5 % regulation drift. |
| Input Thresholds | VIH = 2.0 V min, VIL = 0.8 V max - guarantees reliable recognition of TTL-family drive signals without external biasing. |
| Propagation Delay | tPD = 17 ns (typ) D→Q at VCC = 4.5 V - enables synchronization in sub-50 MHz digital control loops. |
| 3-State Enable Time | ten = 19 ns (typ) OE→Q - allows fast bus turnaround in multiplexed address/data architectures. |
| Operating Temperature | -40 °C to +125 °C - validated for extended industrial and under-hood automotive-adjacent environments. |
| Output Drive | ±6 mA at VCC = 4.5 V - sufficient to drive 10 LSTTL loads or 50 pF capacitive bus lines directly. |
| Power Dissipation | CPD = 41 pF per latch - determines dynamic power as PD = CPD × VCC² × fi × 8, critical for thermal budgeting in dense logic arrays. |
Pinout & Package
TSSOP20 package (SOT360-1): 20-pin thin shrink small outline, 4.4 mm body width, 0.65 mm pitch, exposed pad not electrically connected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | 3-state output enable | Active LOW global control: drives all Q0–Q7 into high-Z when HIGH; no effect on internal latch states. |
| 2 (VCC) | Positive supply | Primary 4.5–5.5 V rail connection; decoupling capacitor must be placed within 5 mm for noise immunity. |
| 3–4, 7–8, 13–14, 17–18 (D0–D7) | Data inputs | Asynchronous parallel inputs; accept TTL-level signals directly; clamp diodes allow overvoltage tolerance with series resistors. |
| 5, 6, 9, 12, 15, 16, 19 (Q0–Q7) | 3-state latch outputs | Non-inverting buffered outputs; high-Z when OE = HIGH; driven LOW/HIGH only when OE = LOW and latch updated. |
| 10 (GND) | Ground reference | 0 V return path for all I/O and supply currents; must be low-inductance connection to minimize ground bounce. |
| 11 (LE) | Latch enable | Active HIGH control: transparent when HIGH; stores Dn on HIGH-to-LOW edge; requires ≥12 ns setup/hold at VCC = 4.5 V. |
| 20 (VCC) | Positive supply | Duplicate VCC pin for improved power distribution; must be tied to same rail as Pin 2. |
Key Features
| Feature | Design Value |
|---|---|
| TTL-compatible inputs | VIH/VIL thresholds match standard 5 V TTL families, eliminating need for level translators in mixed-logic systems. |
| Independent latch & output control | LE and OE are fully decoupled - latched data persists regardless of OE state, enabling safe bus arbitration. |
| High noise immunity | CMOS process with >40 % noise margin at VCC = 5 V ensures robust operation in electrically noisy industrial enclosures. |
| ESD protection | HBM >2000 V and CDM >1000 V - reduces field failure risk during handling and board assembly. |
| Wide temperature range | Specified from -40 °C to +125 °C - qualified for use in programmable logic controllers and motor drive control modules. |
Applications
| Microcontroller Bus Interface | Memory Address Latching |
|---|---|
Use Scenario: Isolating and latching 8-bit address/data bus segments between an 8051 derivative MCU and external SRAM. IC Role / Device Role / Timing Role: Acts as a transparent latch during address phase (LE = HIGH), then holds address stable (LE = LOW) while data transfers occur; OE controls bus release. Use Value: Eliminates need for separate address/data demultiplexing logic, reducing component count and PCB area by 30 % vs discrete gate solutions. | Use Scenario: Capturing lower byte of a 16-bit address bus for EPROM access in legacy instrumentation firmware. IC Role / Device Role / Timing Role: Latches A0–A7 on LE edge synchronized to CPU ALE signal; OE ties to chip select to prevent bus contention during idle cycles. Use Value: Provides deterministic 12 ns setup/hold timing margin at 12 MHz bus clock, ensuring zero address decode glitches across temperature. |
| Industrial I/O Expansion | Digital Signal Routing |
Use Scenario: Buffering parallel GPIO outputs from a PLC CPU to isolated relay driver banks. IC Role / Device Role / Timing Role: Holds output states during CPU interrupt servicing; OE enables hot-swap-safe output disable during configuration changes. Use Value: Prevents relay chatter during firmware updates by maintaining latched outputs even when OE is cycled for diagnostics. | Use Scenario: Selectively routing sensor data streams (e.g., ADC outputs) to multiple processing paths in test equipment. IC Role / Device Role / Timing Role: Functions as a gated data distributor: LE selects which sensor snapshot to hold; OE enables/disables routing to downstream FIFOs. Use Value: Enables sub-microsecond switching between sensor channels without metastability, supporting 100 kSPS multi-channel acquisition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 74HCT373D,653 | SO20 package (SOT163-1); 7.5 mm body width; higher thermal resistance (12.3 mW/K derating above 109 °C). | Better suited for through-hole prototyping or legacy board rework where TSSOP footprint is unavailable. | Select when mechanical compatibility with existing SOIC footprints is required; avoid in space-constrained designs. |
| SN74HCT373PWR | TSSOP20 package (same pinout); TI part with identical logic function but different AC specs: tPD = 22 ns (max) vs Nexperia's 45 ns (max) at VCC = 4.5 V. | Valid for drop-in replacement where timing margin exceeds 22 ns; not suitable for 20+ MHz bus timing-critical paths. | Choose only if TI's qualification documentation meets your system's reliability requirements; verify timing closure with worst-case propagation. |
Compared with 74HCT373D,653, the 74HCT373PW,112 offers 35 % smaller PCB area and superior thermal performance in reflow-soldered assemblies; versus SN74HCT373PWR, it provides tighter propagation delay distribution (17 ns typ vs 20 ns typ) and broader industrial temperature validation (-40 °C to +125 °C fully specified).
Availability
74HCT373PW,112 is available at Aetrix Electronics and suitable for industrial control systems, test instrumentation, and embedded microcontroller peripherals requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74HCT373PW,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a leading semiconductor manufacturer specializing in high-performance logic, analog, and discrete components, with core expertise in energy-efficient CMOS technologies and automotive-grade reliability.
The 74HCT373 product line delivers TTL-compatible octal latches optimized for robust bus interfacing in industrial automation, measurement equipment, and legacy-system upgrades where signal integrity and temperature resilience are critical.
FAQ
What is the maximum clock frequency supported by the 74HCT373PW,112?
The 74HCT373PW,112 does not operate on a clock signal - it is edge-triggered only on the LE input's HIGH-to-LOW transition. Its usable data rate depends on propagation delay (17 ns typ D→Q) and setup/hold timing (12 ns min su/th at VCC = 4.5 V), enabling reliable operation up to approximately 20 MHz in synchronous bus systems with proper timing margins.
Can the 74HCT373PW,112 drive a 50 pF capacitive load at full speed?
Yes. The datasheet specifies dynamic characteristics (tpd, ten, tdis) with CL = 50 pF. At VCC = 4.5 V, it achieves tpd = 17 ns (typ), ten = 19 ns (typ), and tt = 5 ns (typ) into 50 pF, confirming full-speed functionality with standard logic bus capacitance without external buffering.
Is there a difference between the 74HC373PW and 74HCT373PW variants?
Yes: the 74HC373PW uses CMOS input thresholds (VIH = 3.15 V min at VCC = 4.5 V), while the 74HCT373PW uses TTL thresholds (VIH = 2.0 V min). This makes the HCT version compatible with older 5 V TTL outputs without level shifters, whereas the HC version requires CMOS-level drivers or pull-up networks.
Does the TSSOP20 package require special PCB layout considerations?
Yes. The SOT360-1 package has 0.65 mm lead pitch and requires solder mask-defined pads, 6–8 mil trace widths, and thermal relief on GND/VCC pins. An exposed pad is absent - no thermal slug or solder paste stencil modification is needed, unlike QFN packages.
74HCT373PW,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74HCT
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 4.5V ~ 5.5V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 14ns
- Current - Output High, Low:
- 6mA, 6mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
74HCT373PW,112 FAQ
1.How can I place an order for 74HCT373PW,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74HCT373PW,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74HCT373PW,112 reliable?
The price and inventory of 74HCT373PW,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74HCT373PW,112 is usually 5 days.
3.What payment methods are accepted for 74HCT373PW,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74HCT373PW,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74HCT373PW,112?
74HCT373PW,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74HCT373PW,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74HCT373PW,112?
For technical support, including 74HCT373PW,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74HCT373PW,112 requirements.
6.How does Aetrix verify that 74HCT373PW,112 is sourced from the original manufacturer or authorized distributors?
All 74HCT373PW,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74HCT373PW,112 meets industry standards.
7.What is the process for return or replacement of 74HCT373PW,112?
All 74HCT373PW,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74HCT373PW,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74HCT373PW,112 part is unused and in its original packaging.
Return procedure for 74HCT373PW,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74HCT373PW,112 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
Engineering guide to dynamic load response testing for high-current buck converters, covering load step setup, slew rate, Vcore undershoot, overshoot, recovery time, probe location, output capacitors a…
