Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Latches

STMicroelectronics 74LCX16373TTR

Name: 74LCX16373TTR
Brand: STMicroelectronics
SKU: 74LCX16373TTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74LCX16373TTR

Manufacturer:: STMicroelectronics

Category:: Latches

Package:: 48-TFSOP (0.240", 6.10mm Width)

Datasheet:: 74LCX16373TTR.pdf

Description:: IC LATCH LV 16BIT D TYPE 48TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,760

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74LCX16373TTR from STMicroelectronics is a low-voltage CMOS 16-bit non-inverting D-type latch with 3-state outputs, 5V-tolerant I/O, and dual-byte control (two LE/OE pairs). It operates from 2.0V to 3.6V, delivers 5.4 ns max propagation delay at 3V, supports ±24 mA output drive, and is pin/function compatible with standard 74-series 16373 latches. Used in 3.3V bus interface and data buffering between mixed-voltage domains.

For engineers reviewing the 74LCX16373TTR datasheet, 74LCX16373TTR pinout, 74LCX16373TTR application, or 74LCX16373TTR equivalent, key selection criteria include 5V-tolerant I/O compatibility, symmetrical 24 mA drive strength, latch enable timing (3.0 ns min LE pulse width), 3-state output disable timing (6.0 ns max), and TSSOP-48 package thermal and routing constraints.

Technical Context

This device implements two independent 8-bit transparent latch sections, each controlled by dedicated active-low latch enable (1LE/2LE) and active-low output enable (1OE/2OE) inputs. Latching occurs on the falling edge of LE; outputs remain transparent while LE is high and hold data when LE goes low.

All inputs and outputs feature integrated protection against ESD (>2000V HBM) and transient overvoltage, enabling robust interfacing across 3.3V logic and legacy 5V signal environments without external level shifters. Power-down leakage is limited to 10 µA at V_I/V_O = 5.5V.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	2.0V to 3.6V - Enables direct use in 3.3V systems with 1.5V data retention during sleep
t_PD (D→Q)	5.4 ns max at V_CC = 3.0–3.6V - Matches AC/ACT speed at half the supply voltage
I_OH/I_OL	±24 mA min at V_CC = 3.0–3.6V - Drives PCI-bus loads and multiple TTL inputs directly
V_I/V_O Tolerance	0 to 5.5V - Allows safe connection to 5V drivers and receivers without clamping diodes
t_PZH/t_PZL	6.1 ns max at V_CC = 3.0–3.6V - Ensures fast bus turnaround in shared-data applications
C_IN/C_OUT	7 pF / 8 pF - Minimizes capacitive loading on high-speed address/data buses
Latch Skew	1.0 ns max - Guarantees simultaneous capture across all 8 bits within a byte

Pinout & Package

TSSOP-48 package (4.4 mm × 12.6 mm body, 0.5 mm pitch), thermally enhanced for high-density PCB layouts and industrial temperature operation (–55°C to +125°C).

Pin/Terminal	Circuit Role	Design Meaning
1, 24	Active-low Output Enable (1OE, 2OE)	Controls 3-state output drivers for respective 8-bit byte; enables bus sharing
48, 25	Active-low Latch Enable (1LE, 2LE)	Transparent-to-latched transition on falling edge; synchronizes data capture
2–3, 5–6, 8–9, 11–12, 13–14, 16–17, 19–20, 22–23	3-State Outputs (1Q0–1Q7, 2Q0–2Q7)	Non-inverting latched outputs; high-impedance when OE = HIGH
36–35, 33–32, 30–29, 27–26, 47–46, 44–43, 41–40, 38–37	Data Inputs (2D0–2D7, 1D0–1D7)	Asynchronous input data paths; tolerate 0–5.5V regardless of V_CC
4, 10, 15, 21, 28, 34, 39, 45	GND	Dual ground pins per side reduce ground bounce in high-speed switching
7, 18, 31, 42	V_CC	Four distributed power pins improve decoupling and current delivery uniformity

Key Features

Feature	Design Value
5V-tolerant I/O	Enables direct interconnection with 5V peripherals without external level translators
Symmetrical ±24 mA drive	Supports driving 50 Ω transmission lines or fan-out to ≥10 LVTTL loads
Power-down input/output protection	Prevents back-driving and latch-up during V_CC = 0; allows hot-plug capability
Balanced t_PLH/t_PHL	Minimizes duty-cycle distortion in clocked data paths and avoids setup/hold violations
Low ICC quiescent current	20 µA typical at 25°C - reduces system standby power in battery-backed applications

Applications

PCI Bus Interface

Memory Address Latching

Use Scenario: Buffering and isolating 32-bit PCI address/data multiplexed bus signals in embedded controllers.

IC Role / Device Role / Timing Role: Dual-byte latch captures address phase before data phase; OE controls bus release timing.

Use Value: 5V-tolerant I/O eliminates level-shifter ICs; ±24 mA drive meets PCI load specs without pull-ups.

Use Scenario: Holding memory-mapped peripheral addresses during multi-cycle read/write sequences.

IC Role / Device Role / Timing Role: Latches upper address bits (A16–A23) while lower bits toggle for byte selection.

Use Value: 5.4 ns t_PD ensures address stability meets SRAM/Flash access timing; low skew prevents address glitches.

Industrial I/O Expansion

Mixed-Voltage System Interfacing

Use Scenario: Isolating microcontroller GPIO from noisy 24V PLC field-side circuits via opto-isolated buffers.

IC Role / Device Role / Timing Role: Acts as bidirectional data latch between MCU and isolated level-shifting stage.

Use Value: Power-down protection prevents backfeed during controller reset; 125°C rating supports harsh environments.

Use Scenario: Bridging 3.3V FPGA I/O banks to legacy 5V sensor modules or display controllers.

IC Role / Device Role / Timing Role: Provides voltage-domain isolation and bus contention control via 3-state outputs.

Use Value: Eliminates need for discrete MOSFET translators; 1.0 ns max output skew preserves data integrity.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit latch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC16373ADGGR	Lower drive (±24 mA at V_CC = 3.3V only); no 5V tolerance on outputs	Requires external clamping for 5V bus connections; unsuitable for hot-swap PCI	Preferred for pure 3.3V-only designs where cost and footprint are prioritized
74ALVC16373PAG	Higher speed (t_PD = 3.3 ns typ), but only 3.6V max V_CC; no 5V-tolerant outputs	Cannot interface directly to 5V signals; requires level-shifting circuitry	Chosen when maximum speed is critical and system operates strictly at 3.3V

Compared with SN74LVC16373ADGGR and 74ALVC16373PAG, the 74LCX16373TTR uniquely combines 5V-tolerant I/O, ±24 mA drive at 3V, and industrial temperature support-making it the only option for mixed-voltage PCI and hot-plug-capable industrial interfaces without added components.

Availability

74LCX16373TTR is available at Aetrix Electronics and suitable for PCI bus interface, memory address latching, and industrial I/O expansion requiring stable component supply and long-term lifecycle assurance.

Supply support for 74LCX16373TTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and consumer markets.

The 74LCX logic family targets low-voltage, high-speed 3.3V systems with 5V-tolerant I/O, enabling seamless migration from 5V TTL while reducing power and maintaining compatibility.

FAQ

Can 74LCX16373TTR operate with V_CC = 2.5V?

Yes. The device is fully specified from 2.0V to 3.6V, including guaranteed VIH/VIL thresholds, t_PD, and output drive at 2.5V. At this voltage, t_PD is ≤6.4 ns and I_OL/I_OH is ≥12 mA, supporting low-power portable applications without performance compromise.

What happens to outputs when V_CC = 0V?

When V_CC is unpowered, all outputs enter high-impedance state and inputs are protected against back-driving due to built-in power-down circuitry. Input/output leakage remains ≤10 µA at 5.5V applied, preventing unintended current paths or latch-up.

Is the 74LCX16373TTR pin-compatible with 74AC16373?

No. While functionally identical and byte-pin-aligned, the 74LCX16373TTR uses TSSOP-48 (0.5 mm pitch), whereas 74AC16373 typically uses SOIC-48 (1.27 mm pitch) or SSOP-48 (0.635 mm pitch). Mechanical fit and PCB layout are not interchangeable.

Does it support hot-swap insertion into a live 5V bus?

Yes. Its 5V-tolerant inputs/outputs, power-down protection, and >2000V HBM ESD rating allow safe insertion into powered 5V systems. However, OE and LE must be held inactive (OE = HIGH, LE = HIGH) until V_CC stabilizes to prevent metastability or bus contention.

74LCX16373TTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74LCX

Package/Case:: 48-TFSOP (0.240", 6.10mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: D-Type Transparent Latch

Circuit:: 8:8

Output Type:: Tri-State

Voltage - Supply:: 2V ~ 3.6V

Independent Circuits:: 2

Delay Time - Propagation:: 5.4ns

Current - Output High, Low:: 24mA, 24mA

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 48-TSSOP

74LCX16373TTR FAQ

1.How can I place an order for 74LCX16373TTR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LCX16373TTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LCX16373TTR reliable?

The price and inventory of 74LCX16373TTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LCX16373TTR is usually 5 days.

3.What payment methods are accepted for 74LCX16373TTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LCX16373TTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LCX16373TTR?

74LCX16373TTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LCX16373TTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LCX16373TTR?

For technical support, including 74LCX16373TTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LCX16373TTR requirements.

6.How does Aetrix verify that 74LCX16373TTR is sourced from the original manufacturer or authorized distributors?

All 74LCX16373TTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LCX16373TTR meets industry standards.

7.What is the process for return or replacement of 74LCX16373TTR?

All 74LCX16373TTR units undergo pre-shipment inspection (PSI). If there is an issue with 74LCX16373TTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LCX16373TTR part is unused and in its original packaging.

Return procedure for 74LCX16373TTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…