My Inquiry
My Account
Nexperia USA Inc. 74LVC373AD-Q100J
- Part No.:
- 74LVC373AD-Q100J
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Latches
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
74LVC373AD-Q100J.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20SO
- Quantity:
- Payment:
- Shipping:
Inventory:3,666
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC373AD-Q100 from Nexperia is an automotive-grade octal D-type transparent latch with 3-state outputs, latch enable (LE) and output enable (OE) controls, 5 V tolerant I/O (up to 5.5 V), 1.2 V to 3.6 V supply range, and IOFF partial power-down protection. It operates from −40 °C to +125 °C and serves as a level-translating data latch in automotive body control modules.
For engineers reviewing the 74LVC373AD-Q100 datasheet, 74LVC373AD-Q100 pinout, 74LVC373AD-Q100 application, or 74LVC373AD-Q100 equivalent, key selection criteria include 5.5 V overvoltage-tolerant inputs/outputs, guaranteed 3-state behavior during VCC = 0 V, Schmitt-trigger input noise immunity, and AEC-Q100 Grade 1 qualification for under-hood electronics.
Technical Context
This device implements eight independent D-type latches with transparent mode when LE is HIGH and edge-triggered capture on LE HIGH-to-LOW transition. Each latch output drives a 3-state buffer controlled separately by OE (active LOW), enabling bus sharing without affecting internal latch state.
IOFF circuitry disables outputs and blocks backflow current when VCC = 0 V, supporting hot-insertion and partial power-down systems. Schmitt-trigger inputs tolerate slow-rising signals and improve noise margin in noisy automotive environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.2 V to 3.6 V - supports low-power 1.2 V logic domains while maintaining compatibility with 3.3 V systems |
| Input Voltage Tolerance | −0.5 V to +5.5 V - enables direct interfacing with 5 V legacy peripherals without external level shifters |
| Propagation Delay (D→Q) | 1.5 ns to 8.5 ns (VCC = 3.0–3.6 V) - ensures timing-critical data capture in high-speed control loops |
| Output Drive Strength | ±24 mA (VCC = 3.0 V) - sufficient to drive 50 pF loads at 10 MHz with <10 ns skew across all 8 outputs |
| Operating Temperature | −40 °C to +125 °C - qualified for engine compartment and transmission control unit deployment |
| ESD Protection | HBM >2000 V, CDM >1000 V - meets automotive robustness requirements for assembly and field operation |
| IOFF Leakage | ±10 μA max at VCC = 0 V - prevents damaging back-current during system power sequencing |
Pinout & Package
74LVC373AD-Q100 uses the SO20 (SOT163-1) package: plastic small outline, 20 leads, 7.5 mm body width, gull-wing leads, JEDEC MS-013 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active LOW) | Asserting LOW enables Q0–Q7 outputs; HIGH forces all outputs into high-impedance state regardless of latch content |
| 2 (Q0) | Latch Output 0 | 3-state buffered output reflecting D0 state captured at last LE falling edge |
| 3 (D0) | Data Input 0 | 5.5 V tolerant input; Schmitt-triggered for noise immunity on slow-rising signals |
| 4 (D1) | Data Input 1 | Independent 5.5 V tolerant input with identical electrical characteristics to D0 |
| 5 (Q1) | Latch Output 1 | 3-state output synchronized to Q0 timing; skew ≤1.5 ns across all outputs |
| 6 (Q2) | Latch Output 2 | Matches Q0/Q1 timing and drive strength; supports simultaneous 8-bit bus latching |
| 7 (D2) | Data Input 2 | One of eight fully independent D inputs; no shared internal routing affecting timing |
| 8 (D3) | Data Input 3 | Same overvoltage tolerance and input hysteresis as D0–D2 |
| 9 (Q3) | Latch Output 3 | High-impedance capable output; maintains state during OE HIGH even if LE toggles |
| 10 (GND) | Ground Reference | Primary 0 V reference for all I/O and internal logic; decoupling required within 5 mm |
| 11 (LE) | Latch Enable (active HIGH) | HIGH enables transparent mode; falling edge captures D0–D7 setup data into latches |
| 12 (Q4) | Latch Output 4 | Output driven only when OE = LOW and latched data valid; no glitch during LE transitions |
| 13 (D4) | Data Input 4 | Supports mixed-voltage environments: accepts 3.3 V or 5 V logic levels directly |
| 14 (D5) | Data Input 5 | Electrically isolated from other D inputs; no crosstalk-induced timing violations |
| 15 (Q5) | Latch Output 5 | Delivers same VOL/VOH specs as Q0 under identical load conditions |
| 16 (Q6) | Latch Output 6 | Guaranteed tdis ≤8.0 ns (VCC = 3.0–3.6 V) ensures fast bus release for time-multiplexed peripherals |
| 17 (D6) | Data Input 6 | Meets JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C (2.7–3.6 V) standards |
| 18 (D7) | Data Input 7 | Final data input; shares identical VIH/VIL thresholds and input capacitance (≤5.0 pF) with others |
| 19 (Q7) | Latch Output 7 | Octal output completes parallel data path; supports 8-bit microcontroller address/data latching |
| 20 (VCC) | Supply Voltage | Single 1.2–3.6 V rail powers all logic and I/O; IOFF active when VCC = 0 V |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for −40 °C to +125 °C operation with lifetime reliability testing per automotive stress standards |
| 5.5 V tolerant I/O with 1.2 V core | Enables seamless interface between 5 V sensors and 1.2 V/1.8 V microcontrollers without external translators |
| IOFF partial power-down | Prevents back-current flow when VCC is off, allowing safe insertion into live backplanes or hot-swap subsystems |
| Schmitt-trigger inputs | Provides ≥0.3 V hysteresis on all D and control inputs, rejecting EMI-induced glitches in vehicle harnesses |
| DHVQFN side-wettable flanks | Enables automated optical inspection (AOI) of solder joints for zero-defect manufacturing in Tier-1 production |
Applications
| Automotive Body Control Module | Instrument Cluster Interface |
|---|---|
|
Use Scenario: Latching sensor status (door open/closed, seatbelt buckle) before CAN message framing. IC Role / Device Role / Timing Role: Octal transparent latch capturing parallel switch states synchronously to MCU read cycle. Use Value: Eliminates need for software polling; reduces MCU interrupt load and ensures atomic snapshot of 8 discrete inputs. |
Use Scenario: Buffering graphics controller pixel data to segmented LCD driver ICs. IC Role / Device Role / Timing Role: 3-state latch isolating display data bus during refresh cycles to prevent ghosting. Use Value: Enables time-multiplexed driving of multiple display segments using single 8-bit data path. |
| Power Distribution Unit Logic | Engine Control Unit I/O Expansion |
|
Use Scenario: Holding relay activation commands during MCU reset or firmware update. IC Role / Device Role / Timing Role: Non-volatile latch retaining safety-critical output states across power cycles via external hold-up capacitor. Use Value: Maintains fail-safe relay positions (e.g., fuel cut-off) during transient MCU brownouts. |
Use Scenario: Expanding GPIO count for knock sensor signal conditioning and actuator feedback monitoring. IC Role / Device Role / Timing Role: Level-translating latch bridging 5 V analog front-end signals to 3.3 V ADC inputs. Use Value: Reduces BOM cost by avoiding dedicated level-shifter ICs while preserving signal integrity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC373AQPWRQ1 | TI part in TSSOP20 (SOT360-1); identical 1.2–3.6 V VCC, 5.5 V I/O, but higher ICC (max 40 μA vs. 10 μA) | Same automotive temp range; slightly higher static power may impact battery-powered modules | Select for TI-centric designs requiring pin-compatible second source with verified layout reuse |
| 74LVC373APW-Q100 | Nexperia's TSSOP20 variant (SOT360-1); identical electrical specs, 0.65 mm pitch, 4.4 mm width - 35 % smaller footprint than SO20 | Better thermal performance in dense layouts; requires requalification of solder paste profile due to finer pitch | Choose when board space is constrained and AOI-capable SMT line supports 0.65 mm pitch |
Compared with SN74LVC373AQPWRQ1, 74LVC373AD-Q100 offers lower quiescent current and proven SO20 manufacturability; versus 74LVC373APW-Q100, it trades compactness for easier hand-soldering and legacy test fixture compatibility.
Availability
74LVC373AD-Q100 is available at Aetrix Electronics and suitable for automotive body control modules, instrument cluster interfaces, and power distribution units requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 74LVC373AD-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on essential efficiency technologies, delivering high-performance logic, analog, and MOSFET solutions optimized for automotive, industrial, and mobile markets.
The 74LVC373A-Q100 belongs to Nexperia's automotive-qualified LVC logic family, designed specifically for robust, low-power, mixed-voltage data latching in harsh-temperature automotive subsystems.
FAQ
Can 74LVC373AD-Q100 operate with VCC = 1.2 V while accepting 5 V inputs?
Yes. The device is specified for 1.2 V to 3.6 V VCC and supports input voltages up to 5.5 V regardless of supply level. This allows direct connection to 5 V sensors or legacy peripherals without level-shifting circuitry, reducing BOM count and board area in automotive ECUs.
What happens to outputs when VCC = 0 V and OE is LOW?
When VCC = 0 V, the IOFF circuitry forces all outputs into high-impedance state regardless of OE or LE state. This prevents back-current flow from powered buses into the unpowered device, satisfying automotive hot-swap and partial power-down requirements.
Is the SO20 package (SOT163-1) lead-free and RoHS compliant?
Yes. The 74LVC373AD-Q100 in SO20 packaging is lead-free, RoHS compliant, and halogen-free per Nexperia's standard specifications. It meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) and qualifies for standard SnPb or lead-free reflow profiles.
How does Schmitt-trigger input action benefit automotive use?
Schmitt-trigger inputs provide ≥0.3 V hysteresis on all D and control pins, rejecting electromagnetic interference and slow-rising signals common in vehicle wiring harnesses. This eliminates false triggering from noise spikes or marginal rise times, ensuring reliable operation in 12 V/24 V battery environments.
74LVC373AD-Q100J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- 74LVC
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 1.2V ~ 3.6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 3.3ns
- Current - Output High, Low:
- 24mA, 24mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SO
74LVC373AD-Q100J FAQ
1.How can I place an order for 74LVC373AD-Q100J through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC373AD-Q100J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC373AD-Q100J reliable?
The price and inventory of 74LVC373AD-Q100J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC373AD-Q100J is usually 5 days.
3.What payment methods are accepted for 74LVC373AD-Q100J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC373AD-Q100J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC373AD-Q100J?
74LVC373AD-Q100J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC373AD-Q100J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC373AD-Q100J?
For technical support, including 74LVC373AD-Q100J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC373AD-Q100J requirements.
6.How does Aetrix verify that 74LVC373AD-Q100J is sourced from the original manufacturer or authorized distributors?
All 74LVC373AD-Q100J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC373AD-Q100J meets industry standards.
7.What is the process for return or replacement of 74LVC373AD-Q100J?
All 74LVC373AD-Q100J units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC373AD-Q100J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC373AD-Q100J part is unused and in its original packaging.
Return procedure for 74LVC373AD-Q100J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC373AD-Q100J Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
