My Inquiry
My Account
STMicroelectronics 74LVC373AMTR
- Part No.:
- 74LVC373AMTR
- Manufacturer:
- STMicroelectronics
- Category:
- Latches
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
74LVC373AMTR.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20SO
- Quantity:
- Payment:
- Shipping:
Inventory:2,783
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC373AMTR from STMicroelectronics is an octal D-type transparent latch with 3-state outputs, designed for 1.65V–3.6V operation in bus interface and data buffering applications. It features latch enable (LE) and output enable (OE) controls, symmetrical ±24mA drive at 3V, 6.8ns max propagation delay, and 5V-tolerant inputs - enabling direct interfacing between LVC logic and legacy 5V TTL/NMOS systems.
For engineers reviewing the 74LVC373AMTR datasheet, 74LVC373AMTR pinout, 74LVC373AMTR application, or 74LVC373AMTR equivalent, key selection criteria include 3-state output timing margins, latch enable setup/hold requirements, VCC-dependent drive strength, and ESD robustness (HBM >2kV) in space-constrained TSSOP-20 layouts.
Technical Context
This device implements a dual-control latching architecture: LE determines data transparency vs. storage, while OE independently enables/disables all eight Q outputs into high-impedance state. Its C2MOS process ensures low static current (ICC ≤10µA) and rail-to-rail output swing across the full 1.65–3.6V supply range.
Dynamic behavior is characterized by balanced tPLH/tPHL delays (≤6.8ns at 3V), sub-nanosecond output skew (<1ns), and guaranteed PCI-bus-compatible drive (24mA at 3V) - critical for noise-sensitive backplane and memory address/data bus applications where simultaneous switching and signal integrity are tightly coupled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 1.65V to 3.6V - supports mixed-voltage system integration with 1.2V data retention |
| tPD (max) | 6.8ns at VCC = 3.0–3.6V - enables ≥147MHz latch-to-latch timing in synchronous bus designs |
| IOL / IOH | ±24mA at VCC = 3.0–3.6V - meets PCI bus loading requirements without external buffers |
| Input Tolerance | 5V tolerant on all inputs - allows safe connection to 5V drivers without level shifters |
| ESD Rating | HBM >2000V - provides robust handling margin during PCB assembly and field service |
| Output Skew | <1ns (tOSLH/tOSHL) - minimizes timing uncertainty across parallel data paths |
| Power-Down Leakage | Ioff ≤10µA at VCC = 0V - prevents unintended current paths when powered down |
Pinout & Package
TSSOP-20 package: 6.5mm × 4.4mm body, 0.65mm pitch, 1.05mm max height, JEDEC MO-153 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Asynchronous Output Enable | Active-low control for all 8 Q outputs; asserts high-Z state independent of LE |
| 2–9, 12–19 (Q0–Q7) | 3-State Latched Outputs | Driven outputs reflect stored D-input state when OE = LOW; high-Z when OE = HIGH |
| 3–4, 7–8, 13–14, 17–18 (D0–D7) | Data Inputs | 5V-tolerant CMOS inputs accepting TTL/CMOS logic levels across full VCC range |
| 11 (LE) | Latch Enable | Transparent mode when HIGH; captures and holds D-inputs on falling edge or sustained LOW |
| 10 (GND) | Ground Reference | Primary return path for I/O and supply currents; decoupling capacitor must be placed adjacent |
| 20 (VCC) | Positive Supply | Single 1.65–3.6V supply powering both core logic and output drivers |
Key Features
| Feature | Design Value |
|---|---|
| 3-State Output Control | Independent OE input enables dynamic bus sharing without external tri-state logic |
| Symmetrical Drive Strength | |IOH| = IOL = 24mA min at 3V - eliminates asymmetry-induced timing jitter on bidirectional buses |
| 5V-Tolerant Inputs | Accepts 0–5.5V input signals regardless of VCC - simplifies inter-voltage domain interfacing |
| Low Propagation Skew | <1ns output-to-output skew - ensures deterministic parallel data capture in high-speed systems |
| Latch-Up Immunity | >500mA per JESD17 - withstands transient overcurrent events in industrial environments |
Applications
| PCI Bus Interface | Memory Address Latching |
|---|---|
Use Scenario: Buffering and isolating 32-bit PCI address/data multiplexed bus lines in embedded controllers. IC Role / Device Role / Timing Role: Octal latch holding address phase data while enabling data phase transitions; OE synchronized to FRAME# and IRDY#. Use Value: 24mA drive meets PCI specification load requirements; 5V tolerance allows direct connection to legacy PCI slots. | Use Scenario: Capturing microprocessor address bus outputs for static RAM or flash memory access. IC Role / Device Role / Timing Role: Transparent latch capturing A0–A7 during address setup; LE timed to ALE or WR# assertion. Use Value: 6.8ns max tPD ensures address hold time compliance for ≤147MHz CPU buses; low ICC reduces standby power. |
| Industrial I/O Expansion | Digital Signal Acquisition |
Use Scenario: Isolating microcontroller GPIOs from noisy 24V PLC field I/O modules via optocoupler interfaces. IC Role / Device Role / Timing Role: Level-shifting and latching digital control signals before driving opto-LED drivers. Use Value: 1.65V min VCC supports low-power MCU domains; high-impedance outputs prevent backfeed during fault conditions. | Use Scenario: Synchronizing parallel ADC output data streams (e.g., 8-bit SAR converters) to a master clock domain. IC Role / Device Role / Timing Role: Edge-aligned capture of ADC conversion results prior to serialization or DMA transfer. Use Value: Balanced tPLH/tPHL ensures minimal aperture uncertainty; <1ns skew preserves multi-channel sample alignment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC373APWR | TI part; identical pinout and AC specs but higher ICC (20µA typical vs. 10µA) | Same bus interface use; slightly higher quiescent power in battery-powered systems | Select if TI supply chain preference or existing TI BOM alignment required |
| 74ALVC373MTCX | ON Semiconductor; 1.65–3.6V range, but lower drive (±24mA only at 3.3V, not 3.0V) | Less margin for marginal 3.0V bus loads; requires tighter VCC regulation | Prefer when sourcing from ON Semi distributors or for legacy ALVC family migration |
Compared with SN74LVC373APWR and 74ALVC373MTCX, the 74LVC373AMTR offers the lowest quiescent current and widest guaranteed 24mA drive range (down to 3.0V), making it optimal for power-sensitive, mixed-voltage industrial bus nodes requiring robust noise immunity and precise timing control.
Availability
74LVC373AMTR is available at Aetrix Electronics and suitable for PCI bus interface, memory address latching, and industrial I/O expansion requiring stable component supply across extended temperature ranges (–55°C to +125°C).
Supply support for 74LVC373AMTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with strong analog and mixed-signal design capability.
The 74LVC series targets low-voltage, high-speed logic applications in space-constrained embedded systems, emphasizing interoperability with legacy 5V logic while minimizing power and EMI in battery-operated and industrial control equipment.
FAQ
What is the minimum VCC required for guaranteed operation of the 74LVC373AMTR?
The 74LVC373AMTR is fully specified from 1.65V to 3.6V. At 1.65V, it guarantees logic functionality and 4mA output drive, with VIH/VIL thresholds scaled to 0.65VCC and 0.35VCC respectively. Data retention is maintained down to 1.2V, but active latching and output drive are not functional below 1.65V.
Can the 74LVC373AMTR safely interface with 5V microcontrollers?
Yes - all inputs are 5V tolerant up to 5.5V regardless of VCC level. This allows direct connection to 5V GPIOs or address/data buses without external level shifters. However, outputs are limited to VCC voltage swing, so 5V systems receiving outputs require translation or must operate at compatible logic thresholds.
How does the OE pin interact with the latch state when LE is active?
OE operates independently of LE: when OE = HIGH, all Q outputs enter high-impedance regardless of LE state or stored data. When OE = LOW, Q outputs reflect the latched value (if LE = LOW) or follow D inputs (if LE = HIGH). This decoupling enables dynamic bus arbitration without disturbing internal latch state.
Is the 74LVC373AMTR suitable for use in automotive applications?
The 74LVC373AMTR is qualified for industrial temperature range (–55°C to +125°C) and meets JESD17 latch-up and HBM ESD standards, but it is not AEC-Q100 qualified. For non-safety-critical automotive subsystems (e.g., infotainment baseboards or body control modules), it may be used with appropriate system-level validation; however, AEC-Q100-compliant alternatives are recommended for safety-relevant functions.
74LVC373AMTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74LVC
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 1.65V ~ 3.6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 1ns
- Current - Output High, Low:
- 24mA, 24mA
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SO
74LVC373AMTR FAQ
1.How can I place an order for 74LVC373AMTR through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC373AMTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC373AMTR reliable?
The price and inventory of 74LVC373AMTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC373AMTR is usually 5 days.
3.What payment methods are accepted for 74LVC373AMTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC373AMTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC373AMTR?
74LVC373AMTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC373AMTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC373AMTR?
For technical support, including 74LVC373AMTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC373AMTR requirements.
6.How does Aetrix verify that 74LVC373AMTR is sourced from the original manufacturer or authorized distributors?
All 74LVC373AMTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC373AMTR meets industry standards.
7.What is the process for return or replacement of 74LVC373AMTR?
All 74LVC373AMTR units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC373AMTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC373AMTR part is unused and in its original packaging.
Return procedure for 74LVC373AMTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC373AMTR Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
