My Inquiry
My Account
NXP Semiconductors 74LVC373APW,118
- Part No.:
- 74LVC373APW,118
- Manufacturer:
- NXP Semiconductors
- Category:
- Latches
- Package:
- -
- Datasheet:
-
74LVC373APW,118.pdf
- Description:
- NEXPERIA 74LVC373APW - BUS DRIVE
- Quantity:
- Payment:
- Shipping:
Inventory:9,005
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC373APW,118 from Nexperia is an octal D-type transparent latch with 3-state outputs, latch enable (LE) and output enable (OE) controls, 5 V-tolerant I/O, 1.2 V to 3.6 V supply operation, and Schmitt-trigger inputs for noise immunity - used in bus interface, level translation, and data latching between mixed-voltage subsystems.
For engineers reviewing the 74LVC373APW,118 datasheet, 74LVC373APW,118 pinout, 74LVC373APW,118 application, or 74LVC373APW,118 equivalent, key selection criteria include 5 V input tolerance, IOFF partial power-down support, tpd ≤ 8.5 ns at 3.3 V, -40 °C to +125 °C operation, and TSSOP20 package compatibility with high-density PCB layouts.
Technical Context
This device implements eight independent D-type latches with transparent mode when LE is HIGH and edge-triggered capture on LE HIGH-to-LOW transition. Each latch output drives a 3-state buffer controlled separately by OE, enabling shared-bus applications without affecting internal latch states.
Schmitt-trigger inputs ensure robust operation with slow-rising signals, while the IOFF circuit disables outputs and blocks backflow current when VCC = 0 V - critical for hot-swap and partial-power-down systems. Input voltage range extends to 5.5 V regardless of VCC, supporting direct interfacing between 3.3 V logic and legacy 5 V peripherals.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 1.2 V to 3.6 V - enables operation across low-power IoT nodes and industrial controllers using 1.8 V or 3.3 V rails. |
| Input Tolerance | Up to 5.5 V - allows direct connection to 5 V sources without external level shifters in mixed-voltage systems. |
| Propagation Delay | ≤ 8.5 ns at VCC = 3.3 V - supports 100+ MHz bus timing margins in high-speed digital interfaces. |
| IOFF Leakage | ±10 μA at VCC = 0 V - prevents damaging back-current during power sequencing or hot-plug events. |
| Operating Temperature | -40 °C to +125 °C - qualified for under-hood automotive modules and industrial motor drives. |
| ESD Rating | HBM > 2000 V, CDM > 1000 V - meets IEC 61000-4-2 system-level ESD robustness requirements. |
| Power Dissipation | 500 mW max (TSSOP20) - supports continuous operation in thermally constrained enclosures with minimal heatsinking. |
Pinout & Package
TSSOP20 package (SOT360-1): 4.4 mm body width, 0.65 mm pitch, 20-terminal surface-mount outline optimized for automated assembly and thermal performance in space-constrained designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active LOW) | Asserting LOW enables all eight Q outputs; HIGH forces high-impedance state independent of latch content. |
| 2 (VCC) | Positive Supply | 1.2–3.6 V logic rail; powers internal CMOS circuitry and output drivers. |
| 3–4, 7–8, 13–14, 17–18 (D0–D7) | Data Inputs | Eight asynchronous inputs accepting 0–5.5 V signals; Schmitt-triggered for noise rejection. |
| 5, 6, 9, 12, 15–16, 19 (Q0–Q7) | Latched Outputs | Octal 3-state outputs reflecting stored D-input values when OE = LOW and LE has captured data. |
| 10 (GND) | Ground Reference | 0 V return path for all internal logic and I/O; must be low-impedance for signal integrity. |
| 11 (LE) | Latch Enable (active HIGH) | HIGH enables transparent mode; falling edge captures D-inputs into latches for storage. |
| 20 (VCC) | Positive Supply | Duplicate VCC pin for improved power distribution and reduced supply impedance. |
Key Features
| Feature | Design Value |
|---|---|
| 5 V-tolerant inputs/outputs | Operates with 3.3 V supply while interfacing directly to 5 V buses - eliminates discrete level translators. |
| IOFF partial power-down | Automatically disables outputs and blocks reverse current when VCC = 0 V - essential for PCIe hot-plug and modular systems. |
| Schmitt-trigger inputs | Input hysteresis ≥ 0.3 V ensures reliable switching with slow or noisy signals - reduces need for external RC filtering. |
| JEDEC-compliant voltage ranges | Fully specified for JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V) - guarantees interoperability across standard logic families. |
Applications
| Industrial PLC I/O Expansion | Automotive Body Control Module |
|---|---|
Use Scenario: Latching sensor status and actuator commands across isolated 3.3 V microcontroller and 5 V peripheral domains. IC Role / Device Role / Timing Role: Octal transparent latch buffers and isolates bidirectional control signals with precise LE timing for deterministic state capture. Use Value: Eliminates external level-shifting components while maintaining <8.5 ns propagation delay for real-time response in safety-critical sub-systems. | Use Scenario: Interfacing infotainment MCU GPIOs to legacy 5 V lighting and HVAC driver ICs in multi-supply vehicle architectures. IC Role / Device Role / Timing Role: Level-translating data bus with 3-state control for shared communication lines between domains operating at different voltages. Use Value: IOFF protection prevents backfeed during ignition cycling; -40 °C to +125 °C rating ensures reliability in engine bay proximity. |
| Test Equipment Digital Pattern Generator | Medical Imaging Data Acquisition |
Use Scenario: Capturing and holding parallel test vectors from FPGA-based pattern generators before driving DUT stimulus lines. IC Role / Device Role / Timing Role: Synchronized data latch with precise setup/hold timing (tsu ≥ 2.0 ns, th ≥ 1.5 ns at 3.3 V) for glitch-free vector delivery. Use Value: Schmitt-trigger inputs reject noise from adjacent high-speed clock traces; 20-pin TSSOP footprint minimizes board area in compact instrument designs. | Use Scenario: Buffering ADC output words from analog front-end to low-power ARM processor in portable ultrasound units. IC Role / Device Role / Timing Role: Isolating high-speed parallel data paths while enabling dynamic bus sharing via OE-controlled 3-state outputs. Use Value: 1.2 V minimum supply enables integration with ultra-low-power subsystems; 500 mW thermal limit supports fanless enclosure design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC373APWR | TI part in TSSOP20; identical 1.2–3.6 V supply, 5 V-tolerant I/O, and LE/OE control but higher ICC (max 10 μA vs. 40 μA at 125 °C). | Same bus latching function; slightly tighter VOL spec (0.55 V vs. 0.8 V at 24 mA) improves noise margin in 3.3 V systems. | Select for TI-design ecosystems requiring pin-for-pin compatibility and tighter DC specs at elevated temperature. |
| 74LVCH373APW,118 | Nexperia enhanced version with bus-hold inputs (no external pull-ups needed); otherwise identical pinout, timing, and voltage specs. | Eliminates external bias resistors in floating-input scenarios (e.g., unconnected test points or unused channels), reducing BOM count. | Choose when input signal integrity must be maintained during configuration changes or partial system power-down. |
Compared with SN74LVC373APWR and 74LVCH373APW,118, the 74LVC373APW,118 offers optimal balance of industrial temperature range, proven IOFF reliability, and cost-effective TSSOP20 packaging - making it preferred for high-volume embedded control where bus-hold is not required.
Availability
74LVC373APW,118 is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, test equipment, and medical imaging systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LVC373APW,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets - delivering energy-efficient, AEC-Q200-qualified components with rigorous quality control.
The 74LVC373A belongs to Nexperia's advanced LVC logic family designed specifically for low-voltage, mixed-signal interfacing in space- and power-constrained applications - emphasizing robustness, wide supply flexibility, and seamless voltage translation.
FAQ
What is the maximum input voltage the 74LVC373APW,118 can tolerate when VCC = 1.8 V?
The 74LVC373APW,118 accepts input voltages up to 5.5 V regardless of VCC level - confirmed in Table 5 (Recommended Operating Conditions) and Table 4 (Limiting Values). This allows safe interfacing with 5 V sources even when powered from 1.8 V, eliminating external level shifters in mixed-voltage designs.
Does the 74LVC373APW,118 support hot-swap or partial power-down operation?
Yes - its IOFF circuitry actively disables outputs and blocks backflow current when VCC = 0 V, as specified in Section 1 and Table 6 (Static Characteristics). Measured IOFF leakage is ±10 μA at -40 °C to +125 °C, meeting JEDEC JESD78 requirements for safe hot-insertion in modular systems.
How does the Schmitt-trigger input improve noise immunity compared to standard CMOS inputs?
Schmitt-trigger inputs provide ≥0.3 V hysteresis (difference between VIH and VIL thresholds), ensuring clean transitions even with slow-rising or noisy signals - verified in functional description and static characteristics tables. This eliminates false triggering without requiring external RC filters or debouncing firmware.
Can the 74LVC373APW,118 drive standard TTL loads directly?
Yes - per Section 2 (Features and benefits), it provides "Direct interface with TTL levels." VOH ≥ 2.0 V and VOL ≤ 0.8 V at 24 mA output drive (Table 6) meet TTL VIH (2.0 V min) and VIL (0.8 V max) thresholds, enabling seamless connection to legacy 5 V TTL devices without interface buffers.
74LVC373APW,118 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LVC
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Logic Type:
- -
- Circuit:
- -
- Output Type:
- -
- Voltage - Supply:
- -
- Independent Circuits:
- -
- Delay Time - Propagation:
- -
- Current - Output High, Low:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
74LVC373APW,118 FAQ
1.How can I place an order for 74LVC373APW,118 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC373APW,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC373APW,118 reliable?
The price and inventory of 74LVC373APW,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC373APW,118 is usually 5 days.
3.What payment methods are accepted for 74LVC373APW,118?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC373APW,118 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC373APW,118?
74LVC373APW,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC373APW,118 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC373APW,118?
For technical support, including 74LVC373APW,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC373APW,118 requirements.
6.How does Aetrix verify that 74LVC373APW,118 is sourced from the original manufacturer or authorized distributors?
All 74LVC373APW,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC373APW,118 meets industry standards.
7.What is the process for return or replacement of 74LVC373APW,118?
All 74LVC373APW,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC373APW,118, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC373APW,118 part is unused and in its original packaging.
Return procedure for 74LVC373APW,118:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC373APW,118 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
