Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74LVC373APW-Q100J

Part No.:
74LVC373APW-Q100J
Manufacturer:
Nexperia USA Inc.
Category:
Latches
Package:
20-TSSOP (0.173", 4.40mm Width)
Datasheet:
Aetrix74LVC373APW-Q100J.pdf
Description:
IC D-TYPE TRANSP SGL 8:8 20TSSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:2,500

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74LVC373APW-Q100 from Nexperia is an automotive-grade octal D-type transparent latch with 3-state outputs, latch enable (LE) and output enable (OE) controls, 1.2 V to 3.6 V supply operation, 5.5 V overvoltage-tolerant I/O, and Schmitt-trigger inputs for noise immunity. It functions as a data latching and bus isolation interface in automotive body control modules requiring level translation between 3.3 V microcontrollers and 5 V sensors.

For engineers reviewing the 74LVC373APW-Q100 datasheet, 74LVC373APW-Q100 pinout, 74LVC373APW-Q100 application, or 74LVC373APW-Q100 equivalent, key selection criteria include its AEC-Q100 Grade 1 qualification (-40 °C to +125 °C), IOFF partial power-down capability, TSSOP20 package with side-wettable flanks for AOI, and 5 V tolerant I/O enabling mixed-voltage system interfacing without external level shifters.

Technical Context

This device implements eight independent D-type latches with transparent mode when LE is HIGH and edge-triggered capture on LE HIGH-to-LOW transition. Each latch output drives a 3-state buffer controlled separately by OE (active LOW), allowing dynamic bus contention avoidance without affecting internal latch states.

Schmitt-trigger inputs ensure robust operation with slow-rising signals common in automotive harnesses, while the IOFF circuit guarantees high-impedance outputs and zero backflow current during VCC = 0 V conditions - critical for hot-swap and power sequencing in ADAS domain controllers.

Key Specifications

Parameter Value and Actual Design Meaning
Supply voltage range 1.2 V to 3.6 V - supports low-power 1.2 V logic domains and standard 3.3 V systems without level-shifting overhead.
Input voltage tolerance Up to 5.5 V - enables direct connection to legacy 5 V peripherals and sensors in mixed-voltage automotive ECUs.
Propagation delay (D→Q) 1.5 ns to 8.5 ns (VCC = 3.0–3.6 V) - ensures timing-critical data capture in real-time vehicle network gateways.
IOFF leakage current ±10 μA max at VCC = 0 V - prevents damaging back-current during partial power-down in multi-rail automotive subsystems.
ESD protection HBM > 2000 V, CDM > 1000 V - meets stringent automotive ESD immunity requirements per ISO 10605.
Operating temperature -40 °C to +125 °C - qualified for under-hood and transmission control unit environments per AEC-Q100 Grade 1.
Output drive strength ±24 mA at VCC = 3.0 V - sufficient to drive multiple CMOS loads or short PCB traces in distributed body electronics.

Pinout & Package

TSSOP20 package (SOT360-1): 20-pin plastic thin shrink small outline, 4.4 mm body width, side-wettable flanks for automated optical inspection of solder joints.

Pin/Terminal Circuit Role Design Meaning
1 (OE) Output enable input Active LOW control: asserts high-impedance state on all Q0–Q7 outputs independently of latch state.
2 (VCC) Positive supply 1.2 V–3.6 V logic supply; powers internal logic and output buffers; IOFF active when VCC = 0 V.
3–4, 7–8, 13–14, 17–18 (D0–D7) Data inputs Eight asynchronous inputs accepting 0–5.5 V signals; Schmitt-triggered for noise margin in electrically noisy chassis environments.
5–6, 9, 12, 15–16, 19 (Q0–Q7) Latched outputs Eight 3-state outputs reflecting stored D-input values when OE = LOW and LE has captured data.
10 (GND) Ground reference 0 V return path for logic and output currents; required for proper IOFF and ESD clamp operation.
11 (LE) Latch enable input Active HIGH: enables transparent mode; HIGH-to-LOW edge captures and holds Dn values for subsequent readout.
20 (VCC) Supply voltage Duplicate VCC pin for improved power integrity and reduced IR drop across the 20-pin TSSOP layout.

Key Features

Feature Design Value
AEC-Q100 Grade 1 qualification Validated for automotive use from -40 °C to +125 °C ambient, including thermal cycling and humidity testing per JEDEC JESD47.
IOFF partial power-down Outputs automatically enter high-Z state with <±10 μA leakage when VCC = 0 V - essential for safe hot-plug and multi-supply domain isolation.
5.5 V overvoltage-tolerant I/O Inputs and outputs withstand up to 5.5 V regardless of VCC setting (1.2–3.6 V), eliminating need for external clamping diodes in 5 V sensor interfaces.
Schmitt-trigger inputs Hysteresis ≥0.3 V typical - rejects noise spikes and slow edges from long wiring harnesses in door modules and lighting controllers.
Side-wettable flanks (SWF) TSSOP20 package geometry enables automated X-ray and AOI verification of solder joint quality - critical for automotive manufacturing traceability.

Applications

Body Control Module Instrument Cluster Interface

Use Scenario: Latching status signals from door switches, seat position sensors, and window motor feedback in a centralized BCM MCU.

IC Role / Device Role / Timing Role: Octal latch buffers asynchronous mechanical switch inputs, synchronizing them to the MCU clock domain via LE-controlled capture and OE-gated bus release.

Use Value: Eliminates contact bounce artifacts and provides deterministic sampling timing, reducing firmware debounce overhead and improving diagnostic accuracy.

Use Scenario: Isolating and buffering SPI or parallel display data lines between a 3.3 V graphics controller and 5 V segment drivers in digital instrument clusters.

IC Role / Device Role / Timing Role: Acts as a bidirectional voltage-level translator and bus isolator, enabling clean signal handoff without cross-talk or ground loop issues.

Use Value: Prevents bus contention during display refresh cycles and supports hot-swap of cluster subassemblies without disrupting main ECU power rails.

ADAS Camera Power Sequencing Transmission Control Unit I/O Expansion

Use Scenario: Controlling power-enable signals and status flags for multiple camera modules in a surround-view system with staggered startup timing.

IC Role / Device Role / Timing Role: Stores configuration bits from the main ADAS SoC and releases them synchronously to camera PMICs using LE and OE for precise power-up sequencing.

Use Value: Ensures strict inter-module power-up order to avoid I²C bus lockup and enables graceful recovery after brown-out events.

Use Scenario: Expanding GPIO count for solenoid driver enable lines, gear position sensor inputs, and fault reporting in a 9-speed automatic transmission controller.

IC Role / Device Role / Timing Role: Provides eight additional synchronized, 5 V tolerant I/O points with fail-safe high-Z state during MCU reset or firmware update.

Use Value: Reduces BOM cost versus adding a dedicated I/O expander IC while maintaining AEC-Q100 compliance and functional safety readiness.

Equivalent & Alternatives

The following parts are listed as comparable options for similar octal transparent latch applications.

Alternative Part Technical Difference Application Difference Selection Advice
SN74LVC373AQPWRQ1 TSSOP20 package, identical electrical specs, TI's AEC-Q100 Grade 1 variant with different ESD rating (HBM > 4000 V). Higher HBM ESD margin suits high-static environments like assembly lines; same pinout and timing allow drop-in replacement. Select when higher ESD robustness is prioritized over Nexperia's SWF AOI advantage.
74LVC373ABQ-Q100 DHVQFN20 package (SOT764-1), same logic function and AEC-Q100 spec, but no side-wettable flanks and smaller footprint (2.5 × 4.5 mm). Better thermal performance and board space savings; lacks AOI support, requiring post-reflow X-ray for solder validation. Select for space-constrained modules where automated optical inspection is not mandated by production process.

Compared with SN74LVC373AQPWRQ1 and 74LVC373ABQ-Q100, the 74LVC373APW-Q100 uniquely combines AOI-compatible side-wettable flanks with proven automotive reliability - making it optimal for Tier 1 suppliers requiring full process traceability without sacrificing thermal or electrical performance.

Availability

74LVC373APW-Q100 is available at Aetrix Electronics and suitable for automotive body control modules, instrument cluster interfaces, ADAS camera power sequencing, and transmission control unit I/O expansion requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74LVC373APW-Q100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, discrete, and MOSFET solutions, with deep expertise in automotive-grade component qualification and manufacturing.

The 74LVC373A-Q100 belongs to Nexperia's automotive logic portfolio, designed specifically for robust signal latching and bus isolation in harsh-temperature, high-noise automotive subsystems where AEC-Q100 compliance and IOFF safety are mandatory.

FAQ

Can the 74LVC373APW-Q100 operate with a 1.2 V supply while interfacing with 5 V inputs?

Yes. The device is fully specified from 1.2 V to 3.6 V supply and supports 5.5 V overvoltage-tolerant inputs. At VCC = 1.2 V, VIH is guaranteed at 1.08 V and VIL at 0.12 V, ensuring reliable recognition of 5 V logic levels without external biasing or clamping components.

What is the purpose of the IOFF feature, and how does it behave during power-down?

The IOFF circuit disables all outputs and limits leakage to ±10 μA maximum when VCC = 0 V, preventing reverse current flow through powered-down outputs into live system buses. This protects downstream circuitry during partial power-down sequences common in automotive domain controllers with independent rail management.

Does the TSSOP20 package support automated optical inspection (AOI) of solder joints?

Yes. The SOT360-1 (TSSOP20) package features side-wettable flanks - exposed copper on the vertical package edges - enabling high-accuracy AOI systems to verify solder fillet formation and wetting quality without requiring X-ray inspection, meeting Tier 1 automotive manufacturing standards.

How does the Schmitt-trigger input improve noise immunity in automotive applications?

Schmitt-trigger inputs provide ≥0.3 V hysteresis, rejecting fast transients and slow-rising signals caused by long cable runs and electromagnetic interference in vehicle harnesses. This eliminates false triggering from switch bounce or EMI-induced glitches in door module and lighting control circuits.

74LVC373APW-Q100J Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74LVC
Package/Case:
20-TSSOP (0.173", 4.40mm Width)
Packaging:
Tape & Reel (TR)
Product Status:
Active
Logic Type:
D-Type Transparent Latch
Circuit:
8:8
Output Type:
Tri-State
Voltage - Supply:
1.2V ~ 3.6V
Independent Circuits:
1
Delay Time - Propagation:
3.3ns
Current - Output High, Low:
24mA, 24mA
Operating Temperature:
-40°C ~ 125°C
Grade:
Automotive
Qualification:
AEC-Q100
Mounting Type:
Surface Mount
Supplier Device Package:
20-TSSOP

74LVC373APW-Q100J FAQ

1.How can I place an order for 74LVC373APW-Q100J through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVC373APW-Q100J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVC373APW-Q100J reliable?

The price and inventory of 74LVC373APW-Q100J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC373APW-Q100J is usually 5 days.

3.What payment methods are accepted for 74LVC373APW-Q100J?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC373APW-Q100J transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVC373APW-Q100J?

74LVC373APW-Q100J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVC373APW-Q100J order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVC373APW-Q100J?

For technical support, including 74LVC373APW-Q100J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC373APW-Q100J requirements.

6.How does Aetrix verify that 74LVC373APW-Q100J is sourced from the original manufacturer or authorized distributors?

All 74LVC373APW-Q100J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC373APW-Q100J meets industry standards.

7.What is the process for return or replacement of 74LVC373APW-Q100J?

All 74LVC373APW-Q100J units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC373APW-Q100J, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVC373APW-Q100J part is unused and in its original packaging.

Return procedure for 74LVC373APW-Q100J:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74LVC373APW-Q100J Tags

  • 74LVC373APW-Q100J
  • 74LVC373APW-Q100J PDF
  • 74LVC373APW-Q100J Datasheet
  • 74LVC373APW-Q100J Specifications
  • 74LVC373APW-Q100J Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74LVC373APW-Q100J
  • Buy 74LVC373APW-Q100J
  • 74LVC373APW-Q100J Price
  • 74LVC373APW-Q100J Distributor
  • 74LVC373APW-Q100J Supplier
  • 74LVC373APW-Q100J Wholesale
Related Products
SN74HC573APWR
SN74HC573APWR

Texas Instruments

SN74HC573ADWR
SN74HC573ADWR

Texas Instruments

SN74AHC573PWR
SN74AHC573PWR

Texas Instruments

SN74HCT573DWR
SN74HCT573DWR

Texas Instruments

SN74HC373N
SN74HC373N

Texas Instruments

SN74HC573AN
SN74HC573AN

Texas Instruments

74VHC573MTCX
74VHC573MTCX

onsemi

MC74LCX573DTR2G
MC74LCX573DTR2G

onsemi

74AUP1G373GW,125
74AUP1G373GW,125

Nexperia USA Inc.

SN74LVC1G373DCKR
SN74LVC1G373DCKR

Texas Instruments

SN74LVC1G373DBVR
SN74LVC1G373DBVR

Texas Instruments

NC7SZ373P6X
NC7SZ373P6X

onsemi

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER