My Inquiry
My Account
NXP Semiconductors 74LVC573ADB,112
- Part No.:
- 74LVC573ADB,112
- Manufacturer:
- NXP Semiconductors
- Category:
- Latches
- Package:
- 20-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
74LVC573ADB,112.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:85,536
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVC573ADB,112 from Nexperia is an octal D-type transparent latch with 3-state outputs, latch enable (LE) and output enable (OE) control, 1.2 V to 3.6 V supply operation, 5.5 V overvoltage-tolerant inputs/outputs, and Schmitt-trigger inputs for noise immunity - used in bus interface and level translation between 3.3 V and 5 V domains in industrial control and embedded I/O expansion.
For engineers reviewing the 74LVC573ADB,112 datasheet, 74LVC573ADB,112 pinout, 74LVC573ADB,112 application, or 74LVC573ADB,112 equivalent, this device serves as a bidirectional voltage-level translator with IOFF partial power-down protection, high-impedance 3-state outputs, and guaranteed timing across -40 °C to +125 °C.
Technical Context
The 74LVC573ADB,112 implements eight independent D-latches with synchronous transparent mode (LE HIGH) and latched storage (LE LOW), where data is captured on the HIGH-to-LOW transition of LE. Its OE input independently controls all eight outputs, placing them in high-impedance state without affecting internal latch states.
Schmitt-trigger inputs ensure robust operation with slow-rising signals; IOFF circuitry disables outputs and blocks backflow current when VCC = 0 V, enabling hot-swap and partial power-down system designs. It complies with JEDEC standards JESD8-7A, JESD8-5A, and JESD8-C/JESD36 across its full 1.2 V–3.6 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage (VCC) | 1.2 V to 3.6 V - supports low-power 1.2 V logic and interoperability with 3.3 V systems. |
| Input Voltage Tolerance | Up to 5.5 V - enables direct connection to 5 V buses without external level shifters. |
| Propagation Delay (tpd) | 1.5 ns to 6.2 ns at VCC = 3.0–3.6 V - ensures fast data capture and bus turnaround in high-speed digital interfaces. |
| IOFF Leakage Current | < ±10 μA at VCC = 0 V - prevents damaging back-current during power sequencing or hot insertion. |
| Operating Temperature | -40 °C to +125 °C - qualified for extended industrial and under-hood applications. |
| Output Drive Strength | ±24 mA at VCC = 3.0 V - sufficient to drive standard CMOS/TTL loads and moderate PCB trace capacitance. |
| Power Dissipation Capacitance (CPD) | 13.2 pF - enables accurate dynamic power estimation in clocked or switching applications. |
Pinout & Package
74LVC573ADB,112 is packaged in SO20 (SOT163-1), a plastic small outline package with 20 leads and 7.5 mm body width. Pin 1 is index-marked; pin 10 is GND and pin 20 is VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OE) | Output Enable (active LOW) | Asserting LOW enables Q0–Q7 outputs; HIGH forces all outputs into high-impedance state regardless of latch state. |
| 2–9 (D0–D7) | Data Inputs | Asynchronous inputs accepted during LE HIGH; sampled and latched on LE HIGH-to-LOW edge. |
| 11 (LE) | Latch Enable (active HIGH) | When HIGH, device operates in transparent mode; when LOW, stores prior input values. |
| 12–19 (Q0–Q7) | 3-State Outputs | Reflect D-inputs when LE HIGH and OE LOW; high-Z when OE HIGH or VCC = 0 V (IOFF). |
| 10 (GND) | Ground Reference | 0 V reference for all input/output thresholds and internal logic; must be low-impedance. |
| 20 (VCC) | Supply Voltage | Primary power rail; powers internal logic and output drivers; supports 1.2–3.6 V operation. |
Key Features
| Feature | Design Value |
|---|---|
| 5.5 V tolerant inputs/outputs | Enables safe interfacing with legacy 5 V logic while powered from 1.2–3.6 V supplies - eliminates external translators. |
| IOFF partial power-down | Automatically disables outputs and blocks reverse current when VCC = 0 V - critical for hot-plug and multi-rail power sequencing. |
| Schmitt-trigger inputs | Provides > 0.5 V hysteresis - tolerates slow edges and noisy signals without oscillation or metastability. |
| Flow-through pinout | D0–D7 and Q0–Q7 aligned on opposite sides - simplifies PCB routing and reduces layer count in dense layouts. |
| JEDEC-compliant voltage ranges | Validated per JESD8-7A (1.65–1.95 V), JESD8-5A (2.3–2.7 V), and JESD8-C/JESD36 (2.7–3.6 V) - ensures interoperability across logic families. |
Applications
| Industrial PLC I/O Expansion | Embedded Microcontroller Bus Interface |
|---|---|
Use Scenario: Isolating and buffering parallel address/data buses between microcontrollers and peripheral ICs in programmable logic controllers. IC Role / Device Role / Timing Role: Acts as a bi-directional bus latch, capturing and holding microcontroller writes to output modules while presenting stable read data from input modules. Use Value: Prevents bus contention during state transitions and provides 5 V tolerance for legacy sensor/actuator interfaces operating alongside 3.3 V MCUs. |
Use Scenario: Interfacing an ARM Cortex-M4 GPIO port with multiple 5 V peripherals including displays, ADCs, and EEPROMs. IC Role / Device Role / Timing Role: Provides level translation and temporary data staging between the MCU's 3.3 V GPIO and mixed-voltage peripherals. Use Value: Eliminates need for discrete level shifters; IOFF protects peripherals during MCU reset or sleep modes. |
| Automotive Body Control Module | Test Equipment Digital Pattern Generator |
Use Scenario: Latching diagnostic command bits from a 3.3 V CAN controller to drive 5 V relay driver ICs in vehicle door modules. IC Role / Device Role / Timing Role: Serves as a voltage-translating latch that holds control signals stable during CAN message processing intervals. Use Value: Ensures deterministic signal timing and prevents spurious relay activation due to bus glitches or supply transients. |
Use Scenario: Generating synchronized 8-bit stimulus patterns for functional testing of digital ASICs and FPGAs. IC Role / Device Role / Timing Role: Stores test vectors from pattern memory and presents them simultaneously to DUT inputs via 3-state outputs. Use Value: Enables precise timing control (tpd ≤ 6.2 ns) and clean bus release (ten ≤ 7.5 ns, tdis ≤ 7.5 ns) for repeatable test cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC573APWR | TI part in TSSOP20 (SOT360-1); identical electrical specs but 4.4 mm body width and 0.65 mm pitch - tighter layout footprint. | No IOFF support; lacks partial power-down capability - unsuitable for hot-swap or multi-rail sequencing. | Select when board space is constrained and IOFF is not required; verify thermal derating (10.0 mW/K above 100 °C). |
| 74LVCH16373ADGG | Nexperia 16-bit variant in DHVQFN48; includes bus-hold and higher drive (±32 mA); same VCC range and IOFF. | Double data width and different pinout - requires PCB redesign; intended for wider data buses (e.g., 16-bit microprocessors). | Choose only when scaling to 16-bit data paths; not drop-in compatible - evaluate routing complexity and thermal performance (12.9 mW/K above 111 °C). |
Compared with SN74LVC573APWR, the 74LVC573ADB,112 adds critical IOFF protection for power-aware systems; versus 74LVCH16373ADGG, it offers lower pin count, simpler layout, and proven compatibility with legacy 8-bit bus architectures.
Availability
74LVC573ADB,112 is available at Aetrix Electronics and suitable for industrial automation, embedded microcontroller interfacing, automotive body electronics, and automated test equipment requiring stable component supply across extended temperature ranges.
Supply support for 74LVC573ADB,112 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability logic, analog, and MOSFET solutions for automotive, industrial, and consumer markets.
The 74LVC573A series targets robust, low-power bus interface and level translation in mixed-voltage systems - designed specifically for reliability in extended-temperature industrial and automotive environments.
FAQ
Does 74LVC573ADB,112 support true bidirectional data flow?
No - it is an octal D-type transparent latch with unidirectional data path (Dn → Qn). Data flows only from inputs to outputs; there is no internal feedback or reverse path. Bidirectional operation requires external control logic or separate transmit/receive latches.
Can OE and LE be tied together for simplified operation?
Not recommended. OE controls output impedance (HIGH = high-Z), while LE controls data capture (HIGH = transparent). Tying them removes independent control of latching vs. output enable, risking bus contention or unintended data leakage during state changes.
What is the maximum capacitive load the outputs can drive reliably?
Per Nexperia characterization, outputs maintain specified timing (tpd ≤ 8.5 ns) and voltage levels (VOH ≥ 2.0 V, VOL ≤ 0.8 V) driving up to 50 pF at VCC = 3.0–3.6 V. Exceeding this increases propagation delay and may cause signal integrity issues on long traces.
Is the exposed thermal pad on the SO20 package electrically connected?
No - the exposed pad (terminal 1 index area) is not internally connected to GND or any signal. Nexperia specifies it may remain floating or be soldered to GND for thermal improvement, but no electrical requirement exists. PCB land design should follow SOT163-1 mechanical drawing.
74LVC573ADB,112 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- 74LVC
- Package/Case:
- 20-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 1.2V ~ 3.6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 1.5ns
- Current - Output High, Low:
- 24mA, 24mA
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SSOP
74LVC573ADB,112 FAQ
1.How can I place an order for 74LVC573ADB,112 through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVC573ADB,112 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVC573ADB,112 reliable?
The price and inventory of 74LVC573ADB,112 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVC573ADB,112 is usually 5 days.
3.What payment methods are accepted for 74LVC573ADB,112?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVC573ADB,112 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVC573ADB,112?
74LVC573ADB,112 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVC573ADB,112 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVC573ADB,112?
For technical support, including 74LVC573ADB,112 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVC573ADB,112 requirements.
6.How does Aetrix verify that 74LVC573ADB,112 is sourced from the original manufacturer or authorized distributors?
All 74LVC573ADB,112 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVC573ADB,112 meets industry standards.
7.What is the process for return or replacement of 74LVC573ADB,112?
All 74LVC573ADB,112 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVC573ADB,112, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVC573ADB,112 part is unused and in its original packaging.
Return procedure for 74LVC573ADB,112:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVC573ADB,112 Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
Engineering guide to Raspberry Pi alternatives, covering chip-level differences, Orange Pi, ROCK, Jetson, Banana Pi, NanoPi, Compute Module, Pico, GPIO, camera, HAT compatibility, and replacement risks…
