Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Part Number*
Quantity*
Message
Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Name*
Company*
Email Address*
Phone/WhatsApp
Upload My List
Message

Nexperia USA Inc. 74LVCH16373ADL,118

Part No.:
74LVCH16373ADL,118
Manufacturer:
Nexperia USA Inc.
Category:
Latches
Package:
48-BSSOP (0.295", 7.50mm Width)
Datasheet:
Aetrix74LVCH16373ADL,118.pdf
Description:
IC 16BIT BUS TXRX 48SSOP
Quantity:
Payment:
Payment
Shipping:
Shipping

Inventory:1,094

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Part Number
Quantity*
Price
Name*
Company
Email*
Comments

Product details

Overview

74LVCH16373ADL,118 from Nexperia is a 16-bit D-type transparent latch with 3-state outputs, dual latch enable (1LE/2LE) and dual output enable (1OE/2OE), 5 V tolerant I/O, bus hold on data inputs, and IOFF partial power-down support. It operates from 1.2 V to 3.6 V supply and functions as two independent 8-bit latches or one unified 16-bit latch in high-speed data buffering applications such as memory address/data bus isolation in industrial microcontroller systems.

For engineers reviewing the 74LVCH16373ADL,118 datasheet, 74LVCH16373ADL,118 pinout, 74LVCH16373ADL,118 application, or 74LVCH16373ADL,118 equivalent, key selection criteria include its 5 V tolerant input/output capability across 1.2–3.6 V VCC, bus hold eliminating external pull-ups, IOFF protection during partial power-down, and guaranteed tpd ≤ 4.4 ns at 3.3 V for timing-critical bus interfacing.

Technical Context

This device implements two independent 8-bit transparent latch sections, each controlled by dedicated LE and OE signals, enabling selective latching and tri-state control of half the bus without affecting the other. Its Schmitt-trigger inputs tolerate slow-rising signals, and bus hold circuitry actively maintains logic states on unused D-inputs without external resistors.

The IOFF feature disables outputs when VCC = 0 V, preventing backflow current in mixed-voltage or hot-swap systems. Input voltage tolerance up to 5.5 V allows direct interfacing between 3.3 V logic and legacy 5 V peripherals-no level-shifter required.

Key Specifications

ParameterValue and Actual Design Meaning
VCC Range1.2 V to 3.6 V - supports low-power IoT nodes and mixed-supply industrial controllers
Input Voltage ToleranceUp to 5.5 V - enables direct connection to 5 V buses without external level translation
tpd (D→Q)≤ 4.4 ns at VCC = 3.3 V - ensures sub-5 ns propagation for high-throughput data capture
IOFF Leakage±10 μA max at VCC = 0 V - guarantees safe operation during system power sequencing
Bus Hold Current±75 μA at VCC = 3.0 V - eliminates need for 10 kΩ pull-up/down resistors on floating inputs
Operating Temp−40 °C to +125 °C - qualified for under-hood automotive and industrial edge computing
ESD RatingHBM > 2000 V, CDM > 1000 V - meets robustness requirements for manual handling and board assembly

Pinout & Package

TSSOP48 package (SOT362-1), 48-pin plastic thin shrink small outline, body width 6.1 mm, lead pitch 0.5 mm, exposed pad not present.

Pin/TerminalCircuit RoleDesign Meaning
1OE, 2OEActive-low output enableIndependent control of 8-bit output groups; HIGH forces Qn into high-impedance state
1LE, 2LEActive-high latch enableEnables transparent mode (Qn follows Dn) when HIGH; latches data on HIGH→LOW transition
1D0–1D7, 2D0–2D7Data inputs16 total inputs with integrated bus hold - no external biasing needed for unused pins
1Q0–1Q7, 2Q0–2Q7Tri-state outputs16 buffered outputs with 5 V tolerant structure and IOFF protection
VCC (pins 7, 18, 31, 42)Supply voltageFour distributed VCC pins minimize supply noise and improve decoupling effectiveness
GND (pins 4, 10, 15, 21, 28, 34, 39, 45)Ground referenceEight GND pins reduce ground bounce and enhance signal integrity in high-speed switching

Key Features

FeatureDesign Value
5 V tolerant I/OSupports interoperability with legacy 5 V logic while powered from 1.2–3.6 V supplies
Integrated bus holdEliminates external pull-up/pull-down resistors on all 16 data inputs, reducing BOM count and PCB area
IOFF partial power-downPrevents damaging back-current when VCC is off but I/O lines remain active at 5 V
Schmitt-trigger inputsAccepts slow-rising signals down to 10 ns/V slew rate, easing timing margin in noisy environments
MULTIBYTE flow-through pinoutMinimizes trace length and crosstalk in dense PCB layouts via logical D/Q pairing per byte

Applications

Industrial PLC Backplane InterfaceAutomotive Body Control Module

Use Scenario: Isolating microcontroller address/data bus from modular I/O expansion cards in programmable logic controllers.

IC Role / Device Role / Timing Role: 16-bit transparent latch buffers bidirectional bus traffic while enabling hot-swap-safe isolation via independent OE control.

Use Value: Dual OE/LE architecture allows selective latching of sensor data and actuator commands without disrupting adjacent bus segments.

Use Scenario: Interfacing 3.3 V MCU GPIOs to 5 V LIN transceivers and relay drivers in vehicle door modules.

IC Role / Device Role / Timing Role: Level-translating latch providing 5 V tolerant inputs/outputs and IOFF protection during ignition-off sleep modes.

Use Value: Eliminates discrete level shifters and pull-up networks, reducing component count by ≥4 parts per interface channel.

Medical Imaging Data AcquisitionTest & Measurement Equipment

Use Scenario: Capturing parallel ADC output streams in ultrasound front-end boards operating at −40 °C to +85 °C ambient.

IC Role / Device Role / Timing Role: High-speed transparent latch synchronizing multi-channel analog-to-digital conversion results before serialization.

Use Value: 4.4 ns max tpd at 3.3 V ensures <1 ns timing skew across all 16 bits, preserving signal coherence.

Use Scenario: Buffering FPGA configuration data and JTAG signals in automated test equipment with mixed-voltage subsystems.

IC Role / Device Role / Timing Role: Bus-isolation latch enabling safe reconfiguration of 5 V peripheral banks while 3.3 V core remains active.

Use Value: Bus hold prevents floating inputs during FPGA reprogramming, avoiding spurious command execution.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit transparent latch applications.

Alternative PartTechnical DifferenceApplication DifferenceSelection Advice
SN74LVCH16373ATI part with identical pinout, same 1.2–3.6 V VCC range and 5 V tolerant I/O, but lacks bus hold circuitryRequires external pull-up resistors on unused D-inputs; unsuitable where BOM reduction is criticalSelect when cost sensitivity outweighs bus hold benefit and external biasing is acceptable
74LVC16373ADL,118Nexperia variant without bus hold; otherwise identical electrical specs and packagingLower static current draw (no bus hold leakage), but requires external termination for unused inputsChoose for ultra-low standby power designs where all inputs are actively driven

Compared with SN74LVCH16373A and 74LVC16373ADL,118, the 74LVCH16373ADL,118 uniquely integrates bus hold-reducing component count and layout complexity-while maintaining full pin and functional compatibility with both alternatives in non-bus-hold configurations.

Availability

74LVCH16373ADL,118 is available at Aetrix Electronics and suitable for industrial PLC backplane interfaces, automotive body control modules, medical imaging data acquisition, and test & measurement equipment requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for 74LVCH16373ADL,118 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable components for automotive, industrial, mobile, and consumer electronics markets, with leadership in logic, discrete, and MOSFET technologies.

The 74LVCH16373ADL,118 belongs to Nexperia's advanced LVC/LVCH logic family, engineered specifically for robust mixed-voltage system interfacing with emphasis on ESD resilience, low dynamic power, and seamless integration into space-constrained industrial and automotive PCBs.

FAQ

Does 74LVCH16373ADL,118 support hot-swap operation?

Yes. Its IOFF circuitry actively disables outputs when VCC = 0 V, preventing backflow current from live 5 V buses into the unpowered device-enabling safe insertion/removal in powered-backplane systems like modular PLC racks.

What is the maximum clock/data rate supported by this latch?

The device does not use a clock; it is edge-triggered only on LE transitions. With tpd ≤ 4.4 ns and tsu/th ≥ 2.0 ns/0.9 ns at 3.3 V, it reliably captures data on buses operating up to ~100 MHz toggle rate when used with appropriate setup/hold margins.

Can unused data inputs be left floating?

Yes. All 16 D-inputs feature integrated bus hold circuitry that maintains last-valid logic state without external resistors-eliminating risk of metastability or increased power consumption from floating inputs.

How does the dual-latch architecture improve system design?

Dual independent 8-bit sections (1LE/1OE and 2LE/2OE) allow simultaneous but isolated latching of address vs. data, high-byte vs. low-byte, or sensor vs. actuator channels-reducing timing conflicts and simplifying control logic in multi-bus architectures.

74LVCH16373ADL,118 Specifications

Product attributes
Attribute value
Manufacturer:
Nexperia USA Inc.
Series:
74LVCH
Package/Case:
48-BSSOP (0.295", 7.50mm Width)
Packaging:
Tape & Reel (TR)
Product Status:
Not For New Designs
Logic Type:
D-Type Transparent Latch
Circuit:
8:8
Output Type:
Tri-State
Voltage - Supply:
1.2V ~ 3.6V
Independent Circuits:
2
Delay Time - Propagation:
1.5ns
Current - Output High, Low:
24mA, 24mA
Operating Temperature:
-40°C ~ 125°C
Grade:
-
Qualification:
-
Mounting Type:
Surface Mount
Supplier Device Package:
48-SSOP

74LVCH16373ADL,118 FAQ

1.How can I place an order for 74LVCH16373ADL,118 through Aetrix?

Please submit a Request for Quotation (RFQ) for 74LVCH16373ADL,118 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74LVCH16373ADL,118 reliable?

The price and inventory of 74LVCH16373ADL,118 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVCH16373ADL,118 is usually 5 days.

3.What payment methods are accepted for 74LVCH16373ADL,118?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVCH16373ADL,118 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74LVCH16373ADL,118?

74LVCH16373ADL,118 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74LVCH16373ADL,118 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74LVCH16373ADL,118?

For technical support, including 74LVCH16373ADL,118 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVCH16373ADL,118 requirements.

6.How does Aetrix verify that 74LVCH16373ADL,118 is sourced from the original manufacturer or authorized distributors?

All 74LVCH16373ADL,118 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVCH16373ADL,118 meets industry standards.

7.What is the process for return or replacement of 74LVCH16373ADL,118?

All 74LVCH16373ADL,118 units undergo pre-shipment inspection (PSI). If there is an issue with 74LVCH16373ADL,118, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74LVCH16373ADL,118 part is unused and in its original packaging.

Return procedure for 74LVCH16373ADL,118:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

74LVCH16373ADL,118 Tags

  • 74LVCH16373ADL,118
  • 74LVCH16373ADL,118 PDF
  • 74LVCH16373ADL,118 Datasheet
  • 74LVCH16373ADL,118 Specifications
  • 74LVCH16373ADL,118 Images
  • Nexperia USA Inc.
  • Nexperia USA Inc. 74LVCH16373ADL,118
  • Buy 74LVCH16373ADL,118
  • 74LVCH16373ADL,118 Price
  • 74LVCH16373ADL,118 Distributor
  • 74LVCH16373ADL,118 Supplier
  • 74LVCH16373ADL,118 Wholesale
Related Products
SN74HC573APWR
SN74HC573APWR

Texas Instruments

SN74HC573ADWR
SN74HC573ADWR

Texas Instruments

SN74AHC573PWR
SN74AHC573PWR

Texas Instruments

SN74HCT573DWR
SN74HCT573DWR

Texas Instruments

SN74HC373N
SN74HC373N

Texas Instruments

SN74HC573AN
SN74HC573AN

Texas Instruments

74VHC573MTCX
74VHC573MTCX

onsemi

MC74LCX573DTR2G
MC74LCX573DTR2G

onsemi

74AUP1G373GW,125
74AUP1G373GW,125

Nexperia USA Inc.

SN74LVC1G373DCKR
SN74LVC1G373DCKR

Texas Instruments

SN74LVC1G373DBVR
SN74LVC1G373DBVR

Texas Instruments

NC7SZ373P6X
NC7SZ373P6X

onsemi

Tech Hub

Search

Search

PRODUCT

PRODUCT

PHONE

PHONE

USER

USER