My Inquiry
My Account
STMicroelectronics 74LVQ373TTR
- Part No.:
- 74LVQ373TTR
- Manufacturer:
- STMicroelectronics
- Category:
- Latches
- Package:
- 20-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
74LVQ373TTR.pdf
- Description:
- IC D-TYPE TRANSP SGL 8:8 20TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,052
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
74LVQ373TTR from STMicroelectronics is a low-voltage CMOS octal D-type latch with 3-state non-inverting outputs, designed for 3.3V bus interface and data latching in low-noise, low-power systems. It features 5.8 ns typical propagation delay at VCC = 3.3 V, symmetrical 12 mA output drive (|IOH| = IOL), and operates across 2 V to 3.6 V supply range.
For engineers reviewing the 74LVQ373TTR datasheet, 74LVQ373TTR pinout, 74LVQ373TTR application, or 74LVQ373TTR equivalent, key selection criteria include its TTL-compatible outputs, 75 Ω transmission line drive capability, latch enable (LE) and output enable (OE) control logic, and -55°C to +125°C industrial temperature rating.
Technical Context
The device implements an edge-triggered latch function controlled by LE: when LE is high, Q outputs follow D inputs; when LE transitions low, Q latches the instantaneous D value. OE independently controls 3-state output impedance - low enables normal logic levels, high forces high-Z state.
It uses sub-micron C2MOS technology with double-layer metal wiring, delivering 4 µA max ICC at 25°C, 2 kV ESD immunity on all pins, and guaranteed PCI bus levels at 24 mA sink/source. Propagation delays tPLH and tPHL are balanced (≤1 ns skew), supporting precise timing in synchronous bus architectures.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.0 V to 3.6 V - supports mixed-voltage 3.3 V systems with 1.2 V data retention during standby |
| Propagation Delay (tPD) | 5.8 ns (typ.) at VCC = 3.3 V - enables ≤172 MHz maximum data throughput in latch-controlled paths |
| Output Drive Strength | ±12 mA (min) at VCC = 3.0 V - ensures robust 75 Ω transmission line termination without external resistors |
| Quiescent Current | 4 µA (max) at TA = 25°C - reduces static power in always-on control logic and battery-backed interfaces |
| Input/Output Capacitance | CIN = 4 pF, COUT = 8 pF - minimizes capacitive loading on driving sources and downstream receivers |
| Dynamic Output Noise (VOLP) | 0.4 V (typ.) at VCC = 3.3 V - limits ground bounce and crosstalk in dense PCB layouts |
| Operating Temperature | -55°C to +125°C - qualified for automotive under-hood, industrial motor control, and telecom infrastructure use |
Pinout & Package
TSSOP-20 package (JEDEC MO-153, 6.5 mm × 4.4 mm × 1.05 mm height) with 0.65 mm pitch; lead-free and RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OE | Active-low 3-state output enable - decouples latch outputs from bus during arbitration or idle cycles |
| 2,5,6,9,12,15,16,19 | Q0–Q7 | Non-inverting latched outputs - drive bidirectional data buses with controlled slew and impedance matching |
| 3,4,7,8,13,14,17,18 | D0–D7 | Data inputs - accept TTL-level signals and latch on LE falling edge with 0 ns setup/hold at 3.3 V |
| 11 | LE | Latch enable - synchronous sampling control; rising edge insensitive, latching occurs on falling transition |
| 10 | GND | Ground reference - dedicated low-inductance return path for output switching currents |
| 20 | VCC | Positive supply - powers internal logic and output drivers; bypassing required per 100 nF near pin 20 |
Key Features
| Feature | Design Value |
|---|---|
| Pin- and function-compatible with 74 series 373 | Direct drop-in replacement in legacy 3.3 V designs without layout or firmware changes |
| 75 Ω transmission line drive | Eliminates need for external series termination resistors on high-speed parallel buses |
| Balanced tPLH/tPHL propagation delays | Reduces timing skew between bits in byte-wide data paths, easing setup/hold margin analysis |
| 2 kV HBM ESD protection | Enables handling and assembly without special ESD precautions in standard manufacturing lines |
| Low noise VOLP (0.4 V typ.) | Minimizes simultaneous switching noise (SSN) in multi-latch configurations sharing common VCC/GND |
Applications
| PCI Bus Interface | Industrial PLC I/O Module |
|---|---|
Use Scenario: Buffering address/data multiplexed signals between PCI controller and peripheral ASICs in embedded computing platforms. IC Role / Device Role / Timing Role: Octal latch synchronizes and isolates 32-bit PCI data bus segments during burst transfers, with OE enabling dynamic bus sharing. Use Value: 12 mA drive and 75 Ω matching ensure signal integrity up to 33 MHz PCI clock rates without reflection-induced jitter. | Use Scenario: Isolating field-side digital inputs (e.g., limit switches, sensors) from microcontroller GPIO in programmable logic controllers. IC Role / Device Role / Timing Role: Latch captures real-time status of 8 discrete inputs; LE synchronized to scan cycle, OE enables diagnostics via shared backplane bus. Use Value: -55°C to +125°C rating and 4 µA quiescent current support operation in unheated enclosures and energy-constrained remote I/O nodes. |
| Automotive Body Control Unit | Test Equipment Digital Pattern Generator |
Use Scenario: Holding door lock actuator commands and mirror position settings during CAN message processing latency in body domain ECUs. IC Role / Device Role / Timing Role: Non-inverting latch stores command bits from MCU until next PWM update cycle; OE disables outputs during fault recovery sequences. Use Value: 2 kV ESD immunity withstands cable harness coupling events; 2 V minimum VCC allows operation during cold-crank battery dips. | Use Scenario: Generating stable, glitch-free 8-bit stimulus patterns for IC functional testing on ATE platforms. IC Role / Device Role / Timing Role: Latch holds pattern word from shift register; LE triggered by test clock edge, OE enables pattern output only during valid test windows. Use Value: 5.8 ns tPD and <1 ns output skew guarantee deterministic timing margins across all 8 bits under 100 MHz test clocks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar octal D-type latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SN74LVC373APWR | Higher ICC (10 µA max), wider VCC range (1.65–3.6 V), no guaranteed 24 mA PCI drive | Optimized for ultra-low-voltage portable systems; lacks 75 Ω line drive spec | Select when operating below 2.0 V or requiring lower VIL thresholds |
| 74ALVC373PW | Faster tPD (3.3 ns typ.), higher IOL (24 mA min), but narrower temp range (-40°C to +85°C) | Suited for commercial-grade high-speed test fixtures, not extended-temp industrial use | Select when speed >125 MHz timing closure is critical and ambient stays within commercial range |
Compared with SN74LVC373APWR and 74ALVC373PW, the 74LVQ373TTR uniquely balances industrial temperature range, 75 Ω line drive, and ultra-low quiescent current - making it optimal for ruggedized 3.3 V bus buffering where reliability and noise immunity outweigh raw speed.
Availability
74LVQ373TTR is available at Aetrix Electronics and suitable for PCI bus interface, industrial PLC I/O modules, automotive body control units, and test equipment digital pattern generators requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 74LVQ373TTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with vertical manufacturing and broad analog/mixed-signal portfolio.
The 74LVQ series targets low-voltage, low-noise 3.3 V logic interfacing - specifically engineered for noise-sensitive industrial and automotive applications where ESD robustness, transmission line compatibility, and wide temperature operation are mandatory.
FAQ
What is the maximum output current the 74LVQ373TTR can source or sink per pin?
The device guarantees ±12 mA output drive per pin at VCC = 3.0 V, with absolute maximum ratings allowing ±50 mA short-term. At 3.3 V, VOH remains ≥2.58 V and VOL ≤0.44 V under 12 mA load, meeting PCI bus level requirements. Continuous operation above 12 mA risks exceeding thermal limits in TSSOP-20 packaging.
Does the 74LVQ373TTR support hot insertion or live bus swapping?
No - while it features 2 kV HBM ESD protection and high-impedance outputs when OE is high, the device lacks explicit hot-swap circuitry such as slew-rate limiting or undervoltage lockout. Insertion into a powered bus may cause transient current spikes or bus contention if LE/OE states are undefined during plug-in; external sequencing or isolation is required.
Can the 74LVQ373TTR operate reliably at 1.8 V supply?
No - the recommended operating voltage is 2.0 V to 3.6 V. At 1.8 V, DC parameters like VIH (2.0 V min) and VOL (0.44 V max at 12 mA) fall outside specification, and AC performance degrades significantly. The 1.2 V data retention mode applies only to static storage, not active latching or 3-state operation.
How does the 74LVQ373TTR handle simultaneous switching of all eight outputs?
Its low dynamic noise (VOLP = 0.4 V typ.) and symmetrical output impedance minimize ground bounce during full-bus transitions. However, total simultaneous switching current must stay within ICC/IGND limits (±400 mA); with 12 mA per output, all eight switching concurrently draws ~96 mA - well within safe margin, provided proper PCB decoupling (≥100 nF near VCC/GND) is implemented.
74LVQ373TTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- 74LVQ
- Package/Case:
- 20-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 8:8
- Output Type:
- Tri-State
- Voltage - Supply:
- 2V ~ 3.6V
- Independent Circuits:
- 1
- Delay Time - Propagation:
- 5.8ns
- Current - Output High, Low:
- 24mA, 24mA
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-TSSOP
74LVQ373TTR FAQ
1.How can I place an order for 74LVQ373TTR through Aetrix?
Please submit a Request for Quotation (RFQ) for 74LVQ373TTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 74LVQ373TTR reliable?
The price and inventory of 74LVQ373TTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74LVQ373TTR is usually 5 days.
3.What payment methods are accepted for 74LVQ373TTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74LVQ373TTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 74LVQ373TTR?
74LVQ373TTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 74LVQ373TTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 74LVQ373TTR?
For technical support, including 74LVQ373TTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74LVQ373TTR requirements.
6.How does Aetrix verify that 74LVQ373TTR is sourced from the original manufacturer or authorized distributors?
All 74LVQ373TTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74LVQ373TTR meets industry standards.
7.What is the process for return or replacement of 74LVQ373TTR?
All 74LVQ373TTR units undergo pre-shipment inspection (PSI). If there is an issue with 74LVQ373TTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 74LVQ373TTR part is unused and in its original packaging.
Return procedure for 74LVQ373TTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
74LVQ373TTR Tags
-
SN74HC573APWR
Texas Instruments
-
SN74HC573ADWR
Texas Instruments
-
SN74AHC573PWR
Texas Instruments
-
SN74HCT573DWR
Texas Instruments
-
SN74HC373N
Texas Instruments
-
SN74HC573AN
Texas Instruments
-
74VHC573MTCX
onsemi
-
MC74LCX573DTR2G
onsemi
-
74AUP1G373GW,125
Nexperia USA Inc.
-
SN74LVC1G373DCKR
Texas Instruments
-
SN74LVC1G373DBVR
Texas Instruments
-
NC7SZ373P6X
onsemi
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
