Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Latches

STMicroelectronics 74VCX16373TTR

Name: 74VCX16373TTR
Brand: STMicroelectronics
SKU: 74VCX16373TTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74VCX16373TTR

Manufacturer:: STMicroelectronics

Category:: Latches

Package:: 48-TFSOP (0.240", 6.10mm Width)

Datasheet:: 74VCX16373TTR.pdf

Description:: IC LATCH 16BIT LV D 48-TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,598

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74VCX16373TTR from STMicroelectronics is a low-voltage CMOS 16-bit D-type transparent latch with non-inverting 3-state outputs, 3.6V-tolerant I/O, propagation delay as low as 3.0 ns (max) at 3.0–3.6 V, ±24 mA output drive at 3.0 V, and operating range of 1.8 V to 3.6 V. It serves as a bidirectional data latching interface in mixed-voltage memory and bus systems.

For engineers reviewing the 74VCX16373TTR datasheet, 74VCX16373TTR pinout, 74VCX16373TTR application, or 74VCX16373TTR equivalent, key selection criteria include voltage tolerance across 1.8–3.6 V operation, symmetrical 24 mA drive capability, latch-enable timing margins (t_w = 1.5 ns min), and TSSOP-48 package compatibility with high-density PCB layouts.

Technical Context

This device implements two independent 8-bit latch sections (1D–1Q and 2D–2Q), each controlled by dedicated active-low latch enable (1LE/2LE) and active-low output enable (1OE/2OE) inputs. Latching occurs on the falling edge of LE; outputs remain transparent while LE is high.

It features full 3.6 V I/O tolerance regardless of V_CC, enabling safe interfacing between 1.8 V logic domains and legacy 3.3 V/3.6 V buses. Power-down protection ensures zero current flow and high-impedance isolation when V_CC = 0 V, preventing back-driving of powered subsystems.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	1.8 V to 3.6 V - supports dual-rail system integration without level shifters
Max Propagation Delay (D→Q)	3.0 ns at V_CC = 3.0–3.6 V - enables sub-300 MHz latch-to-latch timing in high-speed bus interfaces
Output Drive Strength	±24 mA at V_CC = 3.0 V - drives 50 Ω transmission lines or multiple CMOS loads directly
I/O Voltage Tolerance	−0.5 V to +4.6 V - allows safe connection to 3.6 V signals even when V_CC = 1.8 V
Input Leakage Current	±5 µA max - minimizes static power draw and signal integrity impact in battery-powered systems
Operating Temperature	−55 °C to +125 °C - qualified for industrial and automotive under-hood applications
ESD Rating (HBM)	>2000 V - meets MIL-STD-883 Method 3015 for robust handling in manufacturing environments

Pinout & Package

TSSOP-48 package (4.4 mm × 12.6 mm body, 0.5 mm pitch), thermally enhanced for high-density routing and automated assembly. Pin count and layout conform to JEDEC MO-153 standard.

Pin/Terminal	Circuit Role	Design Meaning
1, 24	Active-low Output Enable (1OE, 2OE)	Controls high-impedance state for respective 8-bit output banks; critical for bus arbitration
48, 25	Active-low Latch Enable (1LE, 2LE)	Falling-edge triggered latch control; determines data capture timing window
2–3, 5–6, 8–9, 11–12, 13–14, 16–17, 19–20, 22–23	3-State Outputs (1Q0–1Q7, 2Q0–2Q7)	Non-inverting latched outputs with symmetrical drive; support hot-swap and shared-bus topologies
36–35, 33–32, 30–29, 27–26, 47–46, 44–43, 41–40, 38–37	Data Inputs (2D0–2D7, 1D0–1D7)	Transparent input path during LE high; sampled on LE falling edge
4, 10, 15, 21, 28, 34, 39, 45	GND	Eight dedicated ground pins reduce switching noise and improve signal integrity
7, 18, 31, 42	V_CC	Four distributed supply pins minimize IR drop and enhance power delivery stability

Key Features

Feature	Design Value
3.6 V tolerant I/O at 1.8 V V_CC	Enables direct interconnection between 1.8 V SoCs and 3.3 V peripherals without external translators
Symmetrical ±24 mA output drive	Ensures matched rise/fall times and reduced skew in parallel bus applications
Power-down protection on all I/O	Prevents current leakage and bus contention when V_CC is unpowered or ramping
Latch-enable pulse width ≥1.5 ns	Supports high-frequency clocked latching in DDR memory controllers and FPGA I/O expansion
Low dynamic noise (VOLP ≤ 0.8 V at 3.3 V)	Maintains signal integrity in noise-sensitive RF and analog-mixed-signal PCBs

Applications

Memory Interface Buffer

Industrial PLC I/O Expansion

Use Scenario: Interfacing a 1.8 V FPGA to a 3.3 V SRAM or Flash memory bus with address/data multiplexing.

IC Role / Device Role / Timing Role: Acts as a voltage-tolerant, transparent latch to hold address/data during memory access cycles; synchronizes with LE timing derived from FPGA clock domain.

Use Value: Eliminates need for discrete level shifters, reduces BOM count by 2–3 components per bus segment, and maintains t_PLH/t_PHL ≤ 3.0 ns for sub-300 MHz memory throughput.

Use Scenario: Adding isolated digital I/O channels to a programmable logic controller using a 24 V backplane with 3.3 V logic modules.

IC Role / Device Role / Timing Role: Buffers and latches sensor/actuator signals between field-side 3.3 V logic and isolated 24 V I/O modules; OE-controlled tristate isolates faulted channels.

Use Value: Provides ESD-hardened (2 kV HBM), latch-up immune (>300 mA) interface with guaranteed −55 °C to +125 °C operation in harsh factory environments.

Automotive ADAS Camera Link

High-Density Server DIMM Buffer

Use Scenario: Transmitting pixel data from a 1.8 V image sensor to a 3.3 V video processor over a short-reach parallel interface.

IC Role / Device Role / Timing Role: Latches parallel pixel streams synchronized to sensor frame clock; 3.6 V tolerance prevents damage from transient coupling on camera flex cables.

Use Value: Delivers <1.0 ns output skew (t_OSLH) across all 16 bits, preserving pixel alignment in 1080p@60 fps pipelines.

Use Scenario: Isolating and latching command/address signals between a 1.8 V memory controller and DDR4/DDR5 DIMMs operating at 3.3 V signaling levels.

IC Role / Device Role / Timing Role: Serves as a bi-directional, low-skew latch for CA bus buffering; LE timing aligned to memory controller strobes.

Use Value: Supports >1.6 Gbps effective bandwidth via 3.0 ns max propagation delay and 0.5 ns max inter-output skew at 3.3 V.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit latch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVCH16373A	Lower drive (±24 mA only at 3.3 V); no 1.8 V operation below 2.3 V; 48-pin TSSOP same footprint	Requires minimum 2.3 V V_CC; not suitable for true 1.8 V core logic domains	Select if system operates strictly at 2.5–3.3 V and requires TI's LVCMOS characterization
74ALVC16373	Wider V_CC range (1.65–3.6 V); higher ICC (30 µA typ); identical pinout and timing specs	Better 1.65 V compatibility but higher quiescent current; same thermal profile	Choose for ultra-low-voltage margin designs where 1.65 V start-up is required

Compared with SN74LVCH16373A and 74ALVC16373, the 74VCX16373TTR uniquely guarantees full 1.8 V operation with 24 mA drive and 3.6 V I/O tolerance-critical for heterogeneous voltage domain bridging in modern SoC-based systems.

Availability

74VCX16373TTR is available at Aetrix Electronics and suitable for memory interface buffers, industrial PLC I/O expansion, automotive ADAS camera links, and high-density server DIMM buffering requiring stable component supply across extended temperature and mixed-voltage conditions.

Supply support for 74VCX16373TTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and discrete devices for industrial, automotive, and consumer markets.

The VCX series targets low-voltage, high-speed logic applications requiring voltage translation, bus isolation, and robust ESD/latch-up immunity in space-constrained designs.

FAQ

Can the 74VCX16373TTR operate with V_CC = 1.8 V while interfacing to 3.6 V signals?

Yes. The device supports full 3.6 V I/O tolerance across its entire 1.8–3.6 V V_CC range, verified per absolute maximum ratings (VI = −0.5 V to +4.6 V). Input clamp diodes and oxide-thickness design prevent damage or leakage when V_CC = 1.8 V and inputs reach 3.6 V.

What is the minimum latch enable pulse width required for reliable operation at 3.3 V?

The minimum LE pulse width is 1.5 ns at V_CC = 3.0–3.6 V, specified over −40 °C to +85 °C. This value is measured under AC test conditions (CL = 30 pF, RL = 500 Ω) and ensures setup/hold timing compliance for sub-300 MHz clock domains.

Does the 74VCX16373TTR support hot insertion when V_CC is unpowered?

Yes. Power-down protection ensures all I/O pins enter high-impedance state with leakage <10 µA when V_CC = 0 V, preventing back-powering or bus contention. This behavior is validated per JESD78 and confirmed in the "Power Off Leakage Current" specification (I_off ≤ 10 µA).

How many ground and supply pins does the TSSOP-48 package provide?

The TSSOP-48 package has eight dedicated GND pins (pins 4, 10, 15, 21, 28, 34, 39, 45) and four V_CC pins (pins 7, 18, 31, 42), enabling low-inductance power distribution and reduced simultaneous switching noise in high-speed 16-bit bus applications.

74VCX16373TTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74VCX

Package/Case:: 48-TFSOP (0.240", 6.10mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: D-Type Transparent Latch

Circuit:: 8:8

Output Type:: Tri-State

Voltage - Supply:: 1.8V ~ 3.6V

Independent Circuits:: 2

Delay Time - Propagation:: 1ns

Current - Output High, Low:: 6mA, 6mA

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 48-TSSOP

74VCX16373TTR FAQ

1.How can I place an order for 74VCX16373TTR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74VCX16373TTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74VCX16373TTR reliable?

The price and inventory of 74VCX16373TTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VCX16373TTR is usually 5 days.

3.What payment methods are accepted for 74VCX16373TTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VCX16373TTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74VCX16373TTR?

74VCX16373TTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74VCX16373TTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74VCX16373TTR?

For technical support, including 74VCX16373TTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VCX16373TTR requirements.

6.How does Aetrix verify that 74VCX16373TTR is sourced from the original manufacturer or authorized distributors?

All 74VCX16373TTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VCX16373TTR meets industry standards.

7.What is the process for return or replacement of 74VCX16373TTR?

All 74VCX16373TTR units undergo pre-shipment inspection (PSI). If there is an issue with 74VCX16373TTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74VCX16373TTR part is unused and in its original packaging.

Return procedure for 74VCX16373TTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…