Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Latches

STMicroelectronics 74VCXH16373TTR

Name: 74VCXH16373TTR
Brand: STMicroelectronics
SKU: 74VCXH16373TTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74VCXH16373TTR

Manufacturer:: STMicroelectronics

Category:: Latches

Package:: 48-TFSOP (0.240", 6.10mm Width)

Datasheet:: 74VCXH16373TTR.pdf

Description:: IC LATCH 16BIT LV D 48-TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,519

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74VCXH16373TTR from STMicroelectronics is a low-voltage CMOS 16-bit D-type transparent latch with non-inverting 3-state outputs, 3.6V-tolerant I/O, bus hold on all data inputs, and dual independent latch/output enable controls. It operates from 2.3V to 3.6V, delivers 3.0 ns max propagation delay at 3.0–3.6V, and supports 24 mA output drive at VCC = 3.0V - ideal for high-speed memory address/data latching in portable 2.5V/3.3V systems.

For engineers reviewing the 74VCXH16373TTR datasheet, 74VCXH16373TTR pinout, 74VCXH16373TTR application, or 74VCXH16373TTR equivalent, key selection criteria include 3.6V I/O tolerance for mixed-voltage interfacing, symmetrical ±24 mA drive capability, latch-enable timing margins (1.5 ns setup/hold), bus-hold elimination of external biasing, and TSSOP-48 thermal and routing constraints.

Technical Context

This device implements two independent 8-bit latch sections (1D–1Q and 2D–2Q), each controlled by dedicated active-low latch enable (1LE/2LE) and active-low 3-state output enable (1OE/2OE). Latching occurs synchronously on LE falling edge, while OE independently places outputs in high-impedance state without affecting internal latch state.

Its sub-micron C2MOS process enables rail-to-rail 3.6V-tolerant I/O operation across 2.3V–3.6V supply, with integrated bus-hold circuitry maintaining valid logic levels on floating data inputs (±75 µA hold current at 3.0V), and ESD protection exceeding 2 kV HBM per IEC 61000-4-2.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Operating Range	2.3 V to 3.6 V - supports dual-supply domains and battery-backed 2.5V/3.3V logic interfaces
tPD (Max)	3.0 ns at VCC = 3.0–3.6V - enables >300 MHz latch-to-latch timing in high-speed address/data paths
IOL / IOH (Min)	±24 mA at VCC = 3.0V - drives 50 Ω transmission lines or multiple CMOS loads without buffering
Input Tolerance	3.6V tolerant - allows direct connection to 3.3V or 3.6V buses without level shifters
Bus Hold Current	±75 µA at VI = 0.8V/2.0V (VCC = 3.0V) - eliminates need for external pull-up/down resistors on data lines
ESD Rating	HBM > 2000 V - meets industrial handling requirements without additional board-level protection
Operating Temp	−55 °C to +125 °C - qualified for extended-temperature automotive and industrial control applications

Pinout & Package

TSSOP-48 package (4.4 mm width, 12.6 mm length, 1.2 mm height), lead pitch 0.5 mm, JEDEC MO-153 compliant, with exposed thermal pad not electrically connected.

Pin/Terminal	Circuit Role	Design Meaning
1, 24	1OE, 2OE	Active-low 3-state output enable - disables Q outputs to high-Z independently per 8-bit section
48, 25	1LE, 2LE	Active-low latch enable - captures D-inputs on falling edge; holds Q during LE high
37–47, 26–36	1D0–1D7, 2D0–2D7	Data inputs with integrated bus-hold - retain last valid logic state when un-driven
2–3, 5–6, 8–9, 11–12, 13–14, 16–17, 19–20, 22–23	1Q0–1Q7, 2Q0–2Q7	Non-inverting 3-state outputs - driven low/high or tri-stated based on OE and LE states
4, 10, 15, 21, 28, 34, 39, 45	GND	Eight ground pins - reduce simultaneous switching noise and improve signal integrity
7, 18, 31, 42	VCC	Four power supply pins - lower IR drop and enhance transient current delivery

Key Features

Feature	Design Value
3.6V-tolerant I/O	Accepts and drives up to 3.6V signals while powered from 2.3V–3.6V - enables seamless interoperation with legacy 3.3V peripherals
Symmetrical ±24 mA drive	Equal sourcing/sinking capability at 3.0V - ensures matched rise/fall times and reduced signal skew on bidirectional buses
Dual independent latch sections	Separate 1LE/2LE and 1OE/2OE controls - allows staggered latching and selective output gating within single package
Integrated bus-hold	Eliminates external bias resistors on all 16 data inputs - reduces BOM count and PCB area in space-constrained designs
Latch-up immunity >300 mA	Complies with JESD17 Class II - ensures robustness against transient overvoltage events in noisy industrial environments

Applications

Memory Address Latching

High-Speed Data Bus Isolation

Use Scenario: Holding multiplexed address lines during DRAM/Flash access cycles in portable embedded controllers.

IC Role / Device Role / Timing Role: Transparent latch capturing address bits on LE falling edge; outputs held stable during memory read/write windows.

Use Value: Enables use of single 16-bit bus for both address and data, reducing pin count and PCB trace count without timing penalty.

Use Scenario: Isolating processor data bus from peripheral subsystems (e.g., ADC, FPGA, sensor hub) during inactive phases.

IC Role / Device Role / Timing Role: 3-state buffer controlled by OE to prevent bus contention; latch function retains last data value during isolation.

Use Value: Eliminates need for separate latch + tristate buffer ICs - cuts component count and interconnect delay in multi-peripheral systems.

Low-Voltage Industrial PLC I/O Expansion

Battery-Powered Test Equipment Signal Conditioning

Use Scenario: Interfacing 2.5V microcontroller GPIOs to 3.3V industrial I/O modules (digital input cards, relay drivers).

IC Role / Device Role / Timing Role: Level-translating latch with bus-hold - maintains valid logic state during hot-swap or module insertion/removal.

Use Value: Prevents floating inputs and spurious toggling during field maintenance, improving system reliability without external pull resistors.

Use Scenario: Capturing analog front-end digitized samples before transfer to low-power sleep-mode MCU core.

IC Role / Device Role / Timing Role: Low-power (20 µA ICC) latch holding sampled data while CPU enters deep sleep; 3-state outputs isolate during acquisition.

Use Value: Reduces active power consumption by >90% vs. continuous bus driving - extends battery life in handheld test gear.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit transparent latch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVC16373ADGGR	Lower drive (±24 mA only at VCC = 3.3V); no bus-hold; 1.65–3.6V range	Requires external pull resistors; less robust in floating-bus scenarios	Select if cost sensitivity outweighs bus-hold benefit and 3.6V tolerance is unnecessary
74ALVCH16373TTR	Higher speed (tPD = 2.5 ns typ); same 3.6V tolerance and bus-hold; 2.3–3.6V range	Marginally better timing closure in >400 MHz systems; identical pinout and footprint	Select for maximum timing margin in high-frequency address/data capture where propagation skew matters

Compared with SN74LVC16373ADGGR, the 74VCXH16373TTR adds bus-hold and stronger 3.6V tolerance; versus 74ALVCH16373TTR, it trades 0.5 ns typical speed for broader voltage stability and identical thermal profile in TSSOP-48.

Availability

74VCXH16373TTR is available at Aetrix Electronics and suitable for memory interface design, industrial I/O expansion, portable instrumentation, and low-power embedded control requiring stable component supply across extended temperature ranges.

Supply support for 74VCXH16373TTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and discrete components for automotive, industrial, and consumer markets.

The VCXH logic family targets high-speed, low-voltage applications demanding 3.6V I/O compatibility, bus-hold functionality, and extended temperature operation - optimized for portable and ruggedized electronics.

FAQ

What is the minimum VCC required for guaranteed bus-hold operation?

Bus-hold functionality is fully specified at VCC ≥ 2.3 V. At 2.3 V, input hold current is ±45 µA (VI = 0.7 V or 1.7 V), sufficient to maintain valid logic states on un-driven inputs without external biasing - verified per datasheet Section 5 DC specs for 2.3–2.7 V range.

Can 74VCXH16373TTR safely interface with a 5V microcontroller's GPIO?

No - absolute maximum input voltage is +4.6 V, but 3.6V tolerance applies only when VCC is powered. Applying 5V to inputs while VCC = 2.3–3.6V violates VO < VCC + 0.5 V limit and risks damage. A level shifter is required for 5V host interfacing.

How does the dual OE/LE architecture improve system timing control?

Independent 1OE/2OE and 1LE/2LE pins allow asynchronous latching and output gating per 8-bit bank - e.g., latch address bits with 1LE while holding data stable with 2LE, then gate outputs selectively via OE to avoid bus contention during multi-cycle transfers.

Is thermal pad on TSSOP-48 package electrically connected or recommended for grounding?

The thermal pad is not electrically connected to any internal node per STMicroelectronics mechanical drawing 7065588C. It may be left floating or soldered to a non-connected copper pour for thermal relief; grounding is not required and introduces no electrical benefit.

74VCXH16373TTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74VCXH

Package/Case:: 48-TFSOP (0.240", 6.10mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: D-Type Transparent Latch

Circuit:: 8:8

Output Type:: Tri-State

Voltage - Supply:: 2.3V ~ 3.6V

Independent Circuits:: 2

Delay Time - Propagation:: 1ns

Current - Output High, Low:: 18mA, 18mA

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 48-TSSOP

74VCXH16373TTR FAQ

1.How can I place an order for 74VCXH16373TTR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74VCXH16373TTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74VCXH16373TTR reliable?

The price and inventory of 74VCXH16373TTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VCXH16373TTR is usually 5 days.

3.What payment methods are accepted for 74VCXH16373TTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VCXH16373TTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74VCXH16373TTR?

74VCXH16373TTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74VCXH16373TTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74VCXH16373TTR?

For technical support, including 74VCXH16373TTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VCXH16373TTR requirements.

6.How does Aetrix verify that 74VCXH16373TTR is sourced from the original manufacturer or authorized distributors?

All 74VCXH16373TTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VCXH16373TTR meets industry standards.

7.What is the process for return or replacement of 74VCXH16373TTR?

All 74VCXH16373TTR units undergo pre-shipment inspection (PSI). If there is an issue with 74VCXH16373TTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74VCXH16373TTR part is unused and in its original packaging.

Return procedure for 74VCXH16373TTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…