Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Logic > Latches

STMicroelectronics 74VHC16373TTR

Name: 74VHC16373TTR
Brand: STMicroelectronics
SKU: 74VHC16373TTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 74VHC16373TTR

Manufacturer:: STMicroelectronics

Category:: Latches

Package:: 48-TFSOP (0.240", 6.10mm Width)

Datasheet:: 74VHC16373TTR.pdf

Description:: IC LATCH 16-BIT D 48-TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,113

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

74VHC16373TTR from STMicroelectronics is a 16-bit non-inverting D-type transparent latch with 3-state outputs, fabricated in sub-micron C2MOS technology. It features dual byte control (two LE and two OE inputs), 2V–5.5V operation, 5.0 ns typical propagation delay at 5V, ±8 mA symmetrical output drive, and input overvoltage tolerance up to 7V - enabling 5V-to-3V interface applications in industrial bus buffering.

For engineers reviewing the 74VHC16373TTR datasheet, 74VHC16373TTR pinout, 74VHC16373TTR application, or 74VHC16373TTR equivalent, key selection criteria include latch enable timing (t_w = 5 ns min), output disable skew (t_PHZ/t_PLZ ≤ 11.5 ns), power-down input protection, and TSSOP-48 package compatibility with legacy 74-series footprint constraints.

Technical Context

This device implements two independent 8-bit latch sections (1D–1Q and 2D–2Q), each controlled by dedicated active-low latch enable (1LE/2LE) and output enable (1OE/2OE) signals. Latching occurs synchronously on LE low transition, while OE controls high-impedance state entry/exit with t_PZL/t_PZH ≤ 10.5 ns (5V, 50 pF).

Designed for mixed-voltage system interfacing, it supports input voltages from 0 to 7V regardless of V_CC, includes 2 kV HBM ESD protection on all I/Os, and maintains balanced t_PLH ≈ t_PHL propagation delays across temperature (−55°C to +125°C) and supply (2V–5.5V).

Key Specifications

Parameter	Value and Actual Design Meaning
Propagation Delay (t_PLH/t_PHL)	3.6 ns (typ) at V_CC = 5V, CL = 15 pF - enables <20 MHz latch-controlled data capture in high-speed bus systems
Supply Voltage Range	2.0 V to 5.5 V - supports direct integration into both 3.3V and 5V logic domains without level shifters
Output Drive Strength	±8 mA (min) at V_CC = 4.5V - sustains signal integrity driving ≥10 LSTTL loads or 50 pF traces
Input Overvoltage Tolerance	0 V to 7.0 V - allows safe connection to unpowered or higher-voltage subsystems during hot-swap or power sequencing
Quiescent Current (I_CC)	4 µA (max) at 25°C - reduces standby power in battery-backed or always-on industrial controllers
ESD Immunity	2 kV HBM - meets IEC 61000-4-2 Level 2 for robustness in factory automation environments
Operating Temperature	−55°C to +125°C - qualified for under-hood automotive modules and outdoor telecom equipment

Pinout & Package

TSSOP-48 package (12.6 mm × 8.1 mm × 1.2 mm body height), lead pitch 0.5 mm, compliant with JEDEC MO-153. RoHS-compliant, halogen-free.

Pin/Terminal	Circuit Role	Design Meaning
1, 24	Active-low Output Enable (1OE, 2OE)	Controls high-impedance state for respective 8-bit output bank; enables bus sharing without contention
48, 25	Active-low Latch Enable (1LE, 2LE)	Transparent latch mode when HIGH; captures D-input state on falling edge to hold data
37–46, 26–35	Data Inputs (1D0–1D7, 2D0–2D7)	Asynchronous data sources; tolerate 0–7V regardless of V_CC for mixed-supply interfacing
2–3, 5–6, 8–9, 11–12, 13–14, 16–17, 19–20, 22–23	3-State Outputs (1Q0–1Q7, 2Q0–2Q7)	Non-inverting latched outputs; drive capability symmetric for sourcing/sinking
4, 10, 15, 21, 28, 34, 39, 45	GND	Dual ground pins per 8-bit section reduce ground bounce in high-speed switching
7, 18, 31, 42	V_CC	Four V_CC pins distribute supply current and minimize IR drop across die

Key Features

Feature	Design Value
Power-down input protection	Accepts 0–7V on all inputs with V_CC = 0V - prevents back-powering and latch-up during partial power-down
Symmetrical output impedance	\|I_OH\| = I_OL = 8 mA (min) - ensures matched rise/fall times and reduced signal distortion on shared buses
Low dynamic noise (V_OLP)	0.9 V (max) at V_CC = 5V, CL = 50 pF - limits ground bounce and crosstalk in dense PCB layouts
Pin-compatible upgrade path	Direct replacement for 74LS16373 and 74HC16373 - preserves existing PCB layout and firmware logic
Enhanced latch-up immunity	Qualified per JESD78 Class II (>200 mA) - resists destructive latch-up during transient overvoltage events

Applications

Industrial PLC Backplane Bus

Automotive Body Control Module

Use Scenario: Isolating microcontroller GPIOs from noisy 24V I/O expansion cards via optocoupler-isolated address/data latches.

IC Role / Device Role / Timing Role: 16-bit transparent latch buffers parallel address/data lines between isolated domains; LE timing synchronized to clock domain crossing logic.

Use Value: Input overvoltage tolerance (0–7V) prevents damage during field-wiring faults; 125°C rating ensures reliability in engine bay-adjacent enclosures.

Use Scenario: Multiplexing sensor inputs (door lock status, seat occupancy, ambient light) onto a single CAN/LIN controller port.

IC Role / Device Role / Timing Role: Latching analog-to-digital converter outputs before serial transmission; OE controlled by microcontroller to gate bus access.

Use Value: Dual-byte control allows independent gating of sensor groups; low ICC (4 µA) extends battery life in sleep-mode vehicle monitoring.

Test Equipment Digital Pattern Generator

Medical Imaging Data Acquisition Interface

Use Scenario: Driving high-capacitance probe cables (≥100 pF) from FPGA-based pattern generators in automated test systems.

IC Role / Device Role / Timing Role: Output buffer/latch stage providing clean, slew-controlled signals to DUT; 3-state outputs enable multi-channel signal routing.

Use Value: ±8 mA drive strength maintains signal fidelity at 20 MHz; t_PLH/t_PHL matching (≤1 ns skew) ensures precise timing alignment across 16 channels.

Use Scenario: Interfacing CCD/CMOS image sensor parallel outputs to an FPGA in portable ultrasound or X-ray detectors.

IC Role / Device Role / Timing Role: Capturing pixel data bursts during exposure window; 3-state outputs isolate sensor bus during FPGA reconfiguration.

Use Value: −55°C to +125°C operation supports sterilization cycles and extended field use; 2 kV ESD protection guards against handling discharge during service.

Equivalent & Alternatives

The following parts are listed as comparable options for similar 16-bit transparent latch applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
SN74LVCH16373A	Lower V_CC range (1.65–3.6V); 3.3V-only optimized; no 7V input tolerance	Restricted to 3.3V-only systems; unsuitable for 5V legacy bus interfacing	Select when operating exclusively in low-voltage domains and requiring lower dynamic power
74ALVC16373	Faster t_PD (2.3 ns typ at 3.3V); higher I_OL/I_OH (24 mA); no 7V input rating	Better for high-speed memory interfaces but lacks mixed-voltage robustness	Choose for maximum speed in 3.3V systems where input overvoltage risk is absent

Compared with SN74LVCH16373A and 74ALVC16373, the 74VHC16373TTR uniquely balances wide supply range (2–5.5V), 7V input tolerance, and industrial temperature support - making it the only option for retrofitting legacy 5V buses with modern low-power latching while maintaining fault resilience.

Availability

74VHC16373TTR is available at Aetrix Electronics and suitable for industrial PLC backplanes, automotive body control modules, test equipment digital pattern generators, and medical imaging data acquisition interfaces requiring stable component supply across extended temperature and mixed-voltage conditions.

Supply support for 74VHC16373TTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering intelligent power, sensing, and control solutions for automotive, industrial, and consumer markets.

The 74VHC logic family targets high-speed, low-power CMOS replacements for legacy TTL and HC devices, emphasizing voltage flexibility, noise immunity, and robustness in harsh industrial environments.

FAQ

Can the 74VHC16373TTR operate with V_CC = 2.5V while interfacing to 5V logic inputs?

Yes. Its input voltage tolerance extends to 0–7V independent of V_CC, so 5V logic signals may be safely applied even at V_CC = 2.5V. However, output swing will be limited to 0–2.5V, requiring external level translation if driving 5V loads.

What is the minimum pulse width required on LE for reliable latching?

The minimum LE high pulse width is 5 ns at V_CC = 5V (per AC specs). At 2V, this increases to 15 ns due to slower internal switching. For robust operation across voltage/temperature, maintain ≥10 ns at 2V and ≥6 ns at 5V.

Does the 74VHC16373TTR support hot insertion?

Yes. Power-down protection on all inputs allows the device to remain unpowered while 5V signals are applied. No back-current flows into V_CC, and outputs stay high-impedance until powered - satisfying IEC 61000-4-2 hot-swap requirements.

How many 74VHC16373TTR devices can drive a single 50 pF bus line?

Each output provides ±8 mA drive into 50 pF at 5V. Assuming worst-case 10 ns rise time and 5V swing, one device can drive ~10 cm of 50 Ω trace. Multiple devices may share a bus only if their OE signals are mutually exclusive; simultaneous 3-state drivers are not recommended due to shoot-through risk.

74VHC16373TTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: 74VHC

Package/Case:: 48-TFSOP (0.240", 6.10mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Logic Type:: D-Type Transparent Latch

Circuit:: 8:8

Output Type:: Tri-State

Voltage - Supply:: 2V ~ 5.5V

Independent Circuits:: 2

Delay Time - Propagation:: 5ns

Current - Output High, Low:: 8mA, 8mA

Operating Temperature:: -55°C ~ 125°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 48-TSSOP

74VHC16373TTR FAQ

1.How can I place an order for 74VHC16373TTR through Aetrix?

Please submit a Request for Quotation (RFQ) for 74VHC16373TTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 74VHC16373TTR reliable?

The price and inventory of 74VHC16373TTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 74VHC16373TTR is usually 5 days.

3.What payment methods are accepted for 74VHC16373TTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 74VHC16373TTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 74VHC16373TTR?

74VHC16373TTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 74VHC16373TTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 74VHC16373TTR?

For technical support, including 74VHC16373TTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 74VHC16373TTR requirements.

6.How does Aetrix verify that 74VHC16373TTR is sourced from the original manufacturer or authorized distributors?

All 74VHC16373TTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 74VHC16373TTR meets industry standards.

7.What is the process for return or replacement of 74VHC16373TTR?

All 74VHC16373TTR units undergo pre-shipment inspection (PSI). If there is an issue with 74VHC16373TTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 74VHC16373TTR part is unused and in its original packaging.

Return procedure for 74VHC16373TTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-09 Counterfeit Electronic Components: How to Detect, Authenticate, and Test Suspect Parts

Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…