NXP Semiconductors A7005CGHN1/T1AGBFJ
- Part No.:
- A7005CGHN1/T1AGBFJ
- Manufacturer:
- NXP Semiconductors
- Category:
- Application Specific Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
A7005CGHN1/T1AGBFJ.pdf
- Description:
- SECURE AUTHENTICATION MICROCONTR
- Quantity:
- Payment:

- Shipping:

Inventory:4,872
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A7005CGHN1/T1AGBFJ from NXP Semiconductors is a tamper-resistant secure authentication microcontroller featuring the dedicated security-hardened MX51 CPU, JCOP 2.4.2 R1 operating system, ISO/IEC 7816 contact interface, ISO/IEC 14443 A contactless interface, and factory-configurable MIFARE compatibility - deployed in embedded secure elements for mobile identity and payment systems.
For engineers reviewing the A7005CGHN1/T1AGBFJ datasheet, A7005CGHN1/T1AGBFJ pinout, A7005CGHN1/T1AGBFJ application, or A7005CGHN1/T1AGBFJ equivalent, key selection criteria include I2C slave operation at 100 kbit/s, −25 °C to +85 °C ambient rating, 76.4 kB EEPROM (MIFARE Config A), hardware-accelerated RSA-2048/ECC-320, and integrated TRNG compliant with AIS-31.
Technical Context
The A7005CGHN1/T1AGBFJ implements an asynchronous self-timed handshake architecture to resist timing-based side-channel attacks and integrates NXP's Secure Fetch Technology to protect ROM/RAM/EEPROM code fetches against laser and light fault injection. Its security stack includes active shielding, enhanced sensors (voltage, temperature, SFI), and glue logic for physical attack mitigation.
It executes Java Card 3.0.1 Classic and GlobalPlatform 2.1.1 on a hardened 80C51-derived core, with cryptographic coprocessors for PKI (RSA/ECC), triple-DES (2-/3-key), AES (128/192/256-bit), SHA-1/224/256, and MD5 - all operating within a 1.62 V to 5.5 V supply range and supporting wake-up from sleep mode via I2C communication.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | Secure_MX51 (enhanced 80C51) with asynchronous handshaking circuitry for side-channel resilience |
| Operating Voltage | 1.62 V to 5.5 V - supports wide-range host power domains without external regulation |
| EEPROM Capacity | 76.4 kB (MIFARE Config A) - sufficient for full applet suite, keys, certificates, and transaction logs |
| Crypto Acceleration | RSA up to 2048-bit, ECC over GF(p) up to 320-bit - enables fast TLS handshake and digital signature verification |
| I²C Interface | 100 kbit/s slave only - compatible with standard microcontroller I²C masters without clock stretching support |
| Security Certifications | Pre-personalized with X.509 client auth applet and die-specific keys generated in Common Criteria-certified environment |
| Operating Temperature | −25 °C to +85 °C - validated for consumer and industrial embedded environments |
| TRNG | AIS-31-compliant hardware true random number generator - required for FIPS 140-2 Level 3 and Common Criteria EAL5+ compliance |
Pinout & Package
HVQFN32 package (SOT617-1), 5 mm × 5 mm × 0.85 mm body, thermally enhanced, no leads, 32-terminal surface-mount device.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Primary core and I/O supply rail (1.62–5.5 V); decoupling required per JEDEC JESD62 |
| VSS | Ground reference | Dedicated analog/digital ground return path; must be low-impedance connection to PCB ground plane |
| SDA/IO1 | I²C data line / general-purpose I/O | Open-drain bidirectional I²C bus line; configurable as GPIO in JCOPX API after boot |
| SCL/IO2 | I²C clock line / general-purpose I/O | Input-only I²C clock; also usable as GPIO with direction control via JCOPX IO configure API |
| RST_N | Active-low reset input | Asynchronous hardware reset; internal power-on reset active during VDD ramp; no external pull-up required |
| PVDD/CLK | Contactless interface power / optional clock input | Supplies RF front-end for ISO/IEC 14443 A; CLK input unused when contactless mode disabled |
| LA, LB | ISO/IEC 14443 A antenna interface | Differential RF inputs for contactless coil; factory-configurable input capacitance matches small loop antennas |
| IO3 | General-purpose I/O | Configurable as input/output via JCOPX API; supports interrupt generation on edge detection |
Key Features
| Feature | Design Value |
|---|---|
| Secure Fetch Technology | Protects code fetch operations from ROM, RAM, and EEPROM against laser fault injection and spatially resolved optical attacks |
| Asynchronous Handshake Core | Eliminates deterministic clock timing channels, defeating SPA/DPA side-channel analysis on instruction execution |
| MIFARE Infrastructure Compatibility | Factory-configurable implementation of MIFARE 1K/4K/FleX protocols with built-in anticollision - enables reuse of existing reader ecosystems |
| JCOPX Extended APIs | Enables native code execution in user mode (Secure Box), GPIO reconfiguration, and I²C address remapping - critical for field-upgradable secure firmware |
| On-chip Key Generation | Hardware-based key derivation and storage prevents exposure of private keys during provisioning or runtime use |
| Enhanced Security Sensors | Integrated voltage, temperature, and single-fault-injection detectors trigger zeroization on environmental anomaly detection |
Applications
| Mobile Device Identity | Payment Tokenization |
|---|---|
Use Scenario: Embedded secure element in smartphones enabling eIDAS-compliant digital identity credentials. IC Role / Device Role / Timing Role: Host-resident secure MCU executing X.509 client authentication and signing biometric attestations. Use Value: Enables FIDO2/WebAuthn integration with hardware-backed key attestation and certified key lifecycle management. | Use Scenario: Secure token vault in wearable payment devices supporting EMV Contactless transactions. IC Role / Device Role / Timing Role: Cryptographic coprocessor generating dynamic cryptograms and managing tokenized card data. Use Value: Meets PCI SSC SPoC requirements via hardware-accelerated AES-128 and DUKPT key derivation with zeroizable memory. |
| Industrial IoT Authentication | Conditional Access Gateways |
Use Scenario: Firmware integrity verification and device onboarding in smart metering gateways. IC Role / Device Role / Timing Role: Root-of-trust MCU verifying signed firmware images and establishing TLS 1.2/1.3 sessions with cloud platforms. Use Value: Provides hardware-enforced chain-of-trust using ECDSA P-256 signatures and SHA-256 hash acceleration. | Use Scenario: Set-top box secure boot and content decryption key provisioning for pay-TV services. IC Role / Device Role / Timing Role: Secure element hosting conditional access applets and performing real-time DES/AES decryption. Use Value: Supports multi-DRM interoperability (e.g., Widevine, PlayReady) via standardized GlobalPlatform 2.1.1 applet container. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secure authentication microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ST33G1M2A | ARM SecurCore SC000 core; 1.8 V only supply; 128 kB EEPROM; supports ISO/IEC 7816 & 14443 A/B | Higher EEPROM capacity but lacks MIFARE FleX compatibility and JCOP ecosystem alignment | Select when ARM toolchain familiarity and larger persistent storage outweigh Java Card ecosystem dependencies. |
| Infineon SLB9670 | TPM 2.0-compliant; SPI interface only; no contactless support; 2048-bit RSA but no ECC acceleration | Designed for PC/server TPM use cases, not embedded contact/contactless dual-interface authentication | Select for trusted platform module integration where SPI host interface and TPM 2.0 compliance are mandatory. |
Compared with ST33G1M2A and SLB9670, the A7005CGHN1/T1AGBFJ uniquely combines Java Card 3.0.1 + GlobalPlatform 2.1.1 software stack, MIFARE infrastructure compatibility, and dual-interface (I²C + ISO/IEC 14443 A) operation - making it optimal for consumer electronics requiring field-proven, standards-aligned secure element deployment.
Availability
A7005CGHN1/T1AGBFJ is available at Aetrix Electronics and suitable for mobile identity, payment tokenization, and industrial IoT authentication requiring stable component supply, long-term lifecycle assurance, and certified secure element sourcing.
Supply support for A7005CGHN1/T1AGBFJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and consumer applications, with decades of expertise in smart card and embedded security ICs.
The A700x family is designed as a turnkey secure authentication microcontroller platform targeting embedded secure elements in mobile phones, wearables, and IoT endpoints - delivering certified cryptographic acceleration, tamper resistance, and Java Card interoperability out of the box.
FAQ
What is the primary security certification level achieved by the A7005CGHN1/T1AGBFJ?
The A7005CGHN1/T1AGBFJ is delivered with pre-programmed, die-specific keys and certificates generated in a Common Criteria-certified secure NXP internal environment. While the device itself supports EAL5+ evaluation, its default configuration meets Common Criteria EAL5 augmented with AVA_VAN.3 and ASE_TSP.1, enabling use in high-assurance applications like ePassports and banking cards.
Does the A7005CGHN1/T1AGBFJ support both contact and contactless interfaces simultaneously?
Yes, the A7005CGHN1/T1AGBFJ supports ISO/IEC 7816 contact interface and ISO/IEC 14443 A contactless interface concurrently. The contactless unit (CIU) operates independently from the I²C interface, allowing simultaneous host communication via I²C and RF field coupling - essential for hybrid secure element implementations in dual-mode readers.
Can the I²C slave address of the A7005CGHN1/T1AGBFJ be reconfigured after deployment?
Yes, the A7005CGHN1/T1AGBFJ supports I²C slave address reconfiguration through the JCOPX IO Configuration and Control API. This feature allows dynamic assignment of the 7-bit I²C address during runtime or personalization, enabling flexible multi-device addressing on shared buses without hardware modifications.
What is the maximum supported key length for elliptic curve cryptography in the A7005CGHN1/T1AGBFJ?
The A7005CGHN1/T1AGBFJ supports elliptic curve cryptography over GF(p) with key lengths up to 320 bits. This enables use of NIST P-256, P-384, and brainpoolP320r1 curves, satisfying FIPS 186-4 and ETSI TS 102 231 requirements for digital signatures and key agreement in high-security applications.
Is the A7005CGHN1/T1AGBFJ pin-compatible with other members of the A700x family in HVQFN32 packaging?
Yes, all A700x family variants in HVQFN32 (SOT617-1) packaging - including A7001, A7002, A7003, A7004, A7005, and A7006 - share identical pinout and mechanical footprint. This allows hardware design reuse across temperature grades and interface configurations, provided software and personalization match the selected variant's feature set.
A7005CGHN1/T1AGBFJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Authentication
- Core Processor:
- MX51
- Program Memory Type:
- EEPROM (76.4kB)
- Controller Series:
- A700x
- RAM Size:
- 3.2K x 8
- Interface:
- I2C
- Number of I/O:
- -
- Voltage - Supply:
- 1.62V ~ 5.5V
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-HVQFN (5x5)
A7005CGHN1/T1AGBFJ FAQ
1.How can I place an order for A7005CGHN1/T1AGBFJ through Aetrix?
Please submit a Request for Quotation (RFQ) for A7005CGHN1/T1AGBFJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A7005CGHN1/T1AGBFJ reliable?
The price and inventory of A7005CGHN1/T1AGBFJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A7005CGHN1/T1AGBFJ is usually 5 days.
3.What payment methods are accepted for A7005CGHN1/T1AGBFJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A7005CGHN1/T1AGBFJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A7005CGHN1/T1AGBFJ?
A7005CGHN1/T1AGBFJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A7005CGHN1/T1AGBFJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A7005CGHN1/T1AGBFJ?
For technical support, including A7005CGHN1/T1AGBFJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A7005CGHN1/T1AGBFJ requirements.
6.How does Aetrix verify that A7005CGHN1/T1AGBFJ is sourced from the original manufacturer or authorized distributors?
All A7005CGHN1/T1AGBFJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A7005CGHN1/T1AGBFJ meets industry standards.
7.What is the process for return or replacement of A7005CGHN1/T1AGBFJ?
All A7005CGHN1/T1AGBFJ units undergo pre-shipment inspection (PSI). If there is an issue with A7005CGHN1/T1AGBFJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A7005CGHN1/T1AGBFJ part is unused and in its original packaging.
Return procedure for A7005CGHN1/T1AGBFJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A7005CGHN1/T1AGBFJ Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

