Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Gate Drivers

Analog Devices Inc. ADP3110KRZ-RL-AD

Name: ADP3110KRZ-RL-AD
Brand: Analog Devices Inc.
SKU: ADP3110KRZ-RL-AD
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADP3110KRZ-RL-AD

Manufacturer:: Analog Devices Inc.

Category:: Gate Drivers

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: ADP3110KRZ-RL-AD.pdf

Description:: DUAL BOOTSTRAPPED 12 VOLT MOSFET

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:33,848

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADP3110KRZ-RL-AD from onsemi is a dual high-voltage N-channel MOSFET driver optimized for synchronous buck converters, featuring bootstrapped high-side drive, anticross-conduction protection, and output disable (OD) control per Intel® VRM 10. It delivers 3.4–4.4 Ω sourcing/sinking output resistance, 25–65 ns propagation delays, and supports 4.15–13.2 V VCC supply - used in multiphase desktop CPU power supplies.

For engineers reviewing the ADP3110KRZ-RL-AD datasheet, ADP3110KRZ-RL-AD pinout, ADP3110KRZ-RL-AD application, or ADP3110KRZ-RL-AD equivalent, key selection criteria include bootstrap-enabled high-side gate drive capability, OD-controlled floating output during shutdown, overlap protection timing, SOIC_N-8 package thermal performance (90°C/W on 4-layer board), and compatibility with VRM 10-compliant CPU voltage regulation.

Technical Context

The ADP3110KRZ-RL-AD integrates two independent drivers: a phase-aligned high-side driver referenced to the SW node and a 180° out-of-phase low-side driver referenced to PGND. Its adaptive overlap protection monitors SW voltage to enforce dead time - requiring SW to fall below 1 V before enabling DRVL after DRVH turn-off.

It uses external bootstrap circuitry (BST/SW pins) with Boot-Snap™ topology (CBST1/CBST2/RBST) to limit dV/dt and reduce ringing. The OD pin forces both DRVH and DRVL low simultaneously, preventing output capacitor discharge during system shutdown - a requirement for Intel VRM 10 compliance.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	4.15 V to 13.2 V - supports standard 12 V input rails with UVLO at 1.5–3.0 V for reliable startup.
High-Side Output Resistance	3.8–4.4 Ω sourcing / 1.4–1.8 Ω sinking - enables fast 3000 pF load switching with <55 ns transition times.
Propagation Delay	25–65 ns (DRVH/DRVL) - ensures precise timing alignment between high- and low-side gates in high-frequency buck stages.
Overlap Protection Threshold	SW voltage must fall to ≤1 V before DRVL activation - prevents shoot-through under varying load, temperature, and MOSFET gate charge conditions.
Output Disable Function	OD pin pulls both DRVH and DRVL low - floats output stage during shutdown per Intel VRM 10 specification.
Operating Temperature	0°C to +85°C - commercial-grade rating suitable for desktop CPU VRM and single-supply buck converter environments.
Package Thermal Resistance	90°C/W (4-layer PCB) - enables stable operation up to 150°C junction temperature with proper layout.

Pinout & Package

ADP3110KRZ-RL-AD is housed in an 8-lead SOIC_N (R-8) package, 4.9 mm × 3.9 mm × 1.5 mm, with 1.27 mm pitch and Pb-free finish (Z suffix). Thermal pad not present; PGND pin serves as primary power ground reference.

Pin/Terminal	Circuit Role	Design Meaning
BST	Bootstrap Supply Input	Connects to external bootstrap capacitor (CBST1) and diode - provides floating bias for high-side driver during SW node voltage swing.
IN	PWM Control Input	Single logic-level signal controlling both drivers: high → DRVH active, low → DRVL active - simplifies controller interface.
OD	Output Disable Input	Active-low signal forcing both DRVH and DRVL low - implements safe shutdown per VRM 10 without external logic.
VCC	Main Supply Input	4.15–13.2 V input with internal UVLO; requires local 4.7 µF ceramic bypass to PGND for noise suppression.
DRVH	High-Side Gate Drive Output	Phase-aligned output driving upper N-MOSFET gate; referenced to SW node - requires careful layout to minimize parasitic inductance.
SW	Switch Node Monitor	Connects to buck converter switch node; used for overlap protection sensing and bootstrap capacitor recharge path.
PGND	Power Ground Return	Low-impedance return for DRVL and internal logic - must be tied directly to source of low-side MOSFET.
DRVL	Low-Side Gate Drive Output	180° out-of-phase output driving lower N-MOSFET gate; referenced to PGND - handles higher peak currents than DRVH.

Key Features

Feature	Design Value
All-in-one synchronous buck driver	Integrates matched high- and low-side drivers with shared timing control - eliminates need for external delay or logic circuits.
Bootstrapped high-side drive	Supports floating gate drive up to BST = VCC + 15 V - enables use of cost-effective N-MOSFETs in high-side position.
Anticross-conduction protection	Adaptive SW-sensing dead-time control - guarantees Q1 fully off before Q2 turns on across temperature, voltage, and load variations.
Output disable (OD) control	Simultaneous forced-off state for both outputs - prevents uncontrolled discharge of output capacitors during power-down sequences.
SOIC_N-8 package	Industry-standard 8-pin narrow-body SOIC with 1.27 mm pitch - compatible with automated assembly and offers 90°C/W thermal resistance on 4-layer boards.

Applications

Multiphase Desktop CPU VRM	Single-Supply Synchronous Buck Converter
Use Scenario: Power delivery for Intel Core i-series CPUs requiring VRM 10.x compliance with dynamic VID scaling and rapid load transient response. IC Role / Device Role / Timing Role: Dual gate driver generating precisely timed, nonoverlapping high- and low-side gate signals for parallel buck phases - OD pin synchronized to CPU power-good assertion. Use Value: Enables efficient, compact CPU core voltage regulation with <65 ns propagation delay matching high-frequency PWM controllers like ADP3181.	Use Scenario: Point-of-load (POL) DC-DC conversion in industrial embedded systems where space and BOM count are constrained. IC Role / Device Role / Timing Role: Single-chip gate driver for 12 V input → 3.3 V/5 V output buck stage - IN pin accepts direct PWM from microcontroller; OD pin enables controlled soft-shutdown. Use Value: Reduces component count vs. discrete driver solutions while maintaining shoot-through immunity via integrated overlap protection.
VRD 10.x Compliant Server PSU	High-Efficiency Notebook GPU Power Rail
Use Scenario: Multi-phase voltage regulator module for server processors demanding tight output voltage tolerance (<±1%) and high current (>95 A). IC Role / Device Role / Timing Role: High-side/low-side driver in each phase of a 4-phase VRD 10.x design - SW pin monitoring ensures robust dead-time control despite high dV/dt at switch node. Use Value: Supports >500 kHz switching with 3 nF load drive capability - minimizes conduction losses while maintaining stability under heavy transient loads.	Use Scenario: Dedicated GPU core voltage rail in thin-and-light notebooks requiring low quiescent current and thermal efficiency. IC Role / Device Role / Timing Role: Gate driver for compact 2-phase buck converter - VCC range down to 4.15 V allows operation from shared system 5 V rail; OD pin interfaces with GPU power management IC. Use Value: Delivers 2–5 mA supply current at 12 V - reduces standby power vs. older driver generations while maintaining fast 25 ns low-to-high propagation.

Multiphase Desktop CPU VRM

Single-Supply Synchronous Buck Converter

Use Scenario: Power delivery for Intel Core i-series CPUs requiring VRM 10.x compliance with dynamic VID scaling and rapid load transient response.

IC Role / Device Role / Timing Role: Dual gate driver generating precisely timed, nonoverlapping high- and low-side gate signals for parallel buck phases - OD pin synchronized to CPU power-good assertion.

Use Value: Enables efficient, compact CPU core voltage regulation with <65 ns propagation delay matching high-frequency PWM controllers like ADP3181.

Use Scenario: Point-of-load (POL) DC-DC conversion in industrial embedded systems where space and BOM count are constrained.

IC Role / Device Role / Timing Role: Single-chip gate driver for 12 V input → 3.3 V/5 V output buck stage - IN pin accepts direct PWM from microcontroller; OD pin enables controlled soft-shutdown.

Use Value: Reduces component count vs. discrete driver solutions while maintaining shoot-through immunity via integrated overlap protection.

VRD 10.x Compliant Server PSU

High-Efficiency Notebook GPU Power Rail

Use Scenario: Multi-phase voltage regulator module for server processors demanding tight output voltage tolerance (<±1%) and high current (>95 A).

IC Role / Device Role / Timing Role: High-side/low-side driver in each phase of a 4-phase VRD 10.x design - SW pin monitoring ensures robust dead-time control despite high dV/dt at switch node.

Use Value: Supports >500 kHz switching with 3 nF load drive capability - minimizes conduction losses while maintaining stability under heavy transient loads.

Use Scenario: Dedicated GPU core voltage rail in thin-and-light notebooks requiring low quiescent current and thermal efficiency.

IC Role / Device Role / Timing Role: Gate driver for compact 2-phase buck converter - VCC range down to 4.15 V allows operation from shared system 5 V rail; OD pin interfaces with GPU power management IC.

Use Value: Delivers 2–5 mA supply current at 12 V - reduces standby power vs. older driver generations while maintaining fast 25 ns low-to-high propagation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual N-MOSFET gate driver applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
IR2110SPBF	Higher VBS rating (25 V), slower propagation (120 ns), no integrated overlap protection - requires external logic for shoot-through prevention.	Used in industrial motor drives and isolated half-bridges; lacks VRM-specific OD functionality.	Choose when higher bootstrap voltage headroom is needed and timing precision is secondary to ruggedness.
LM5113MMX/NOPB	Lower VDD range (4.5–14 V), faster transitions (15 ns), integrated bootstrap diode - no SW-sensed overlap; uses fixed dead time.	Targeted at high-frequency POL converters; lacks VRM 10 OD pin behavior and SW monitoring.	Prefer for >1 MHz designs where minimal propagation skew matters more than adaptive dead time.

Compared with IR2110SPBF and LM5113MMX/NOPB, ADP3110KRZ-RL-AD uniquely combines VRM 10–compliant OD control, adaptive SW-sensed overlap protection, and SOIC_N-8 packaging - making it the only option among the three qualified for multiphase desktop CPU VRMs without external timing circuitry.

Availability

ADP3110KRZ-RL-AD is available at Aetrix Electronics and suitable for multiphase CPU VRMs, single-supply synchronous buck converters, and VRD 10.x-compliant server power supplies requiring stable component supply, long-term lifecycle support, and traceable Pb-free sourcing.

Supply support for ADP3110KRZ-RL-AD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

onsemi (formerly ON Semiconductor) is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.

The ADP3110KRZ-RL-AD belongs to onsemi's high-performance power management IC portfolio, designed specifically for high-efficiency, multi-phase synchronous buck regulators in computing infrastructure - emphasizing VRM/VRD compliance, thermal robustness, and integration density.

FAQ

What is the purpose of the OD pin on the ADP3110KRZ-RL-AD?

The OD (Output Disable) pin on the ADP3110KRZ-RL-AD is an active-low control input that simultaneously forces both DRVH and DRVL outputs low, disconnecting both external MOSFETs and allowing the output to float. This function satisfies Intel VRM 10 requirements for controlled shutdown and prevents rapid discharge of output capacitors - a critical feature for CPU power sequencing. The ADP3110KRZ-RL-AD implements this behavior internally without external pull-down resistors or logic.

How does the ADP3110KRZ-RL-AD prevent shoot-through in synchronous buck topologies?

The ADP3110KRZ-RL-AD prevents shoot-through using adaptive overlap protection that monitors the SW pin voltage. Before enabling DRVL after DRVH turn-off, it waits for SW to fall to ≤1 V - confirming the high-side MOSFET is fully off. If SW fails to reach that threshold within 190 ns, DRVL activates as a fail-safe. This real-time sensing compensates for variations in MOSFET gate charge, temperature, and supply voltage - ensuring robust shoot-through immunity across operating conditions. The ADP3110KRZ-RL-AD performs this without external components.

Can the ADP3110KRZ-RL-AD drive high gate-charge MOSFETs effectively?

Yes, the ADP3110KRZ-RL-AD is rated to drive 3000 pF loads with 25–65 ns propagation delays and 30–55 ns transition times. Its low output resistance (1.4–4.4 Ω) delivers sufficient peak current for typical high-side and low-side N-MOSFETs used in CPU VRMs - including devices with >10 nC total gate charge (e.g., NTD60N02). For very high-Qg MOSFETs (>25 nC), adding a small external gate resistor between DRVH/DRVL and the MOSFET gate helps manage dV/dt and ringing while maintaining safe switching behavior. The ADP3110KRZ-RL-AD's drive strength is validated for such use cases in its application notes.

What bootstrap capacitor value is recommended for the ADP3110KRZ-RL-AD?

The ADP3110KRZ-RL-AD requires two bootstrap capacitors: CBST1 (main storage) and CBST2 (snubbing). For a typical 12 V VCC system driving a 7 V gate, CBST1 ≈ 12 nF and CBST2 ≈ 6.8 nF - calculated using equations from the datasheet based on MOSFET gate charge (e.g., 12 nC for NTD60N02). Both should be X7R/X5R ceramic types rated ≥50 V, placed close to BST/SW pins. RBST (1.5–2.2 Ω) limits surge current and dV/dt. These values ensure reliable high-side drive across full load and temperature ranges - confirmed in ADP3110KRZ-RL-AD evaluation circuits.

Is the ADP3110KRZ-RL-AD pin-compatible with other onsemi drivers like ADP3120?

No, the ADP3110KRZ-RL-AD is not pin-compatible with ADP3120. While both are dual MOSFET drivers in SOIC_N-8 packages, their pinouts differ significantly: ADP3120 places VCC at Pin 1 and lacks dedicated OD and SW pins, instead integrating different timing and protection features. The ADP3110KRZ-RL-AD's Pin 1 is BST, Pin 3 is OD, and Pin 7 is SW - all essential for its VRM 10–specific functionality. Substituting either part requires PCB redesign. Always verify pin mapping against the respective datasheets before replacement - the ADP3110KRZ-RL-AD's layout and thermal performance are optimized for its defined pin configuration.

ADP3110KRZ-RL-AD Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Bulk

Product Status:: Obsolete

Programmable:: Not Verified

Driven Configuration:: Half-Bridge

Channel Type:: Synchronous

Number of Drivers:: 2

Gate Type:: N-Channel MOSFET

Voltage - Supply:: 4.6V ~ 13.2V

Logic Voltage - VIL, VIH:: 0.8V, 2V

Current - Peak Output (Source, Sink):: -

Input Type:: Inverting, Non-Inverting

High Side Voltage - Max (Bootstrap):: 30 V

Rise / Fall Time (Typ):: 40ns, 30ns

Operating Temperature:: 0°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

ADP3110KRZ-RL-AD FAQ

1.How can I place an order for ADP3110KRZ-RL-AD through Aetrix?

Please submit a Request for Quotation (RFQ) for ADP3110KRZ-RL-AD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADP3110KRZ-RL-AD reliable?

The price and inventory of ADP3110KRZ-RL-AD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3110KRZ-RL-AD is usually 5 days.

3.What payment methods are accepted for ADP3110KRZ-RL-AD?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3110KRZ-RL-AD transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADP3110KRZ-RL-AD?

ADP3110KRZ-RL-AD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADP3110KRZ-RL-AD order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADP3110KRZ-RL-AD?

For technical support, including ADP3110KRZ-RL-AD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3110KRZ-RL-AD requirements.

6.How does Aetrix verify that ADP3110KRZ-RL-AD is sourced from the original manufacturer or authorized distributors?

All ADP3110KRZ-RL-AD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3110KRZ-RL-AD meets industry standards.

7.What is the process for return or replacement of ADP3110KRZ-RL-AD?

All ADP3110KRZ-RL-AD units undergo pre-shipment inspection (PSI). If there is an issue with ADP3110KRZ-RL-AD, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADP3110KRZ-RL-AD part is unused and in its original packaging.

Return procedure for ADP3110KRZ-RL-AD:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…