Analog Devices Inc. ADP3118JCPZ-RL
- Part No.:
- ADP3118JCPZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-VFDFN Exposed Pad, CSP
- Datasheet:
-
ADP3118JCPZ-RL.pdf
- Description:
- DUAL BOOTSTRAPPED 12 VOLT MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:21,785
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3118JCPZ-RL from Analog Devices is a dual high-voltage MOSFET driver optimized for synchronous buck converters, featuring bootstrapped high-side drive, anticross-conduction protection, and output disable (OD) control. It drives two N-channel MOSFETs with 25 ns propagation delay, 25 ns transition time, and supports 3000 pF load - used in multiphase desktop CPU supplies per Intel VRM 10.
For engineers reviewing the ADP3118JCPZ-RL datasheet, ADP3118JCPZ-RL pinout, ADP3118JCPZ-RL application, or ADP3118JCPZ-RL equivalent, key selection criteria include bootstrap-enabled high-side drive capability, OD-controlled floating output during shutdown, overlap protection timing, and LFCSP_VD package thermal performance (θJA = 50°C/W on 4-layer PCB).
Technical Context
The ADP3118JCPZ-RL implements adaptive overlap protection by monitoring the SW node voltage to enforce turn-off-before-turn-on sequencing between high- and low-side MOSFETs, with fixed 150 ns delay if SW fails to rise first. Its high-side driver uses external BST–SW bootstrap circuitry with optional Boot-Snap components (RBST, CBST2) for slew-rate limiting.
Low-side drive is referenced to VCC/PGND and operates 180° out-of-phase with IN; high-side drive is referenced to the floating SW node and in-phase with IN. The OD pin forces both DRVH and DRVL low to float the output, meeting Intel VRM 10 shutdown requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 4.15 V to 13.2 V - supports 12 V input systems with 1.5 V UVLO threshold and 350 mV hysteresis. |
| Propagation Delay (DRVH) | 25–40 ns - ensures precise timing alignment between PWM input and high-side gate drive. |
| Transition Time (DRVH) | 20–40 ns - enables fast switching of high-side MOSFETs up to 500 kHz with 3 nF load. |
| Output Resistance (DRVH sink) | 1.0–2.5 Ω - provides strong gate discharge for rapid high-side MOSFET turn-off. |
| Output Resistance (DRVL source) | 2.0–3.2 Ω - delivers robust gate charge to low-side MOSFETs under high-current synchronous rectification. |
| SW Node Monitoring Threshold | 1 V - triggers low-side turn-on only after high-side has fully turned off, preventing shoot-through. |
| Thermal Resistance θJA | 50°C/W (4-layer PCB) - enables high-power density layout in compact LFCSP_VD 3 mm × 3 mm package. |
Pinout & Package
ADP3118JCPZ-RL is housed in an 8-lead Lead Frame Chip Scale Package (LFCSP_VD), 3 mm × 3 mm body, very thin, dual lead (CP-8-2), with exposed thermal pad for enhanced heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST | Bootstrap supply input | Provides floating bias for high-side driver; requires external capacitor to SW to sustain gate voltage during high-side conduction. |
| IN | PWM logic input | Single-input control: high = enable high-side, low = enable low-side; includes 90–250 mV hysteresis for noise immunity. |
| OD | Output disable control | Active-low signal that forces both DRVH and DRVL low to float output during system shutdown per VRM 10. |
| VCC | Main supply input | 4.15–13.2 V power rail; requires local 4.7 μF ceramic bypass capacitor to PGND for stable operation. |
| DRVL | Low-side MOSFET gate driver | Ground-referenced output driving synchronous rectifier; 180° out-of-phase with IN; sinks/sourcing current up to 3.2 Ω/2.5 Ω. |
| PGND | Power ground reference | Must be connected directly to source of low-side MOSFET to minimize ground bounce and ensure accurate SW sensing. |
| SW | Switching node monitor | Connects to buck converter's phase node; used for overlap protection timing and bootstrap capacitor recharge path. |
| DRVH | High-side MOSFET gate driver | Floating output referenced to SW; in-phase with IN; designed for bootstrapped operation with 2.2–3.5 Ω sourcing resistance. |
Key Features
| Feature | Design Value |
|---|---|
| Anticross-conduction protection | Adaptive SW-node monitoring with 1 V threshold and 150 ns fixed delay ensures shoot-through prevention across temperature, voltage, and load variations. |
| Output disable (OD) function | Forces both DRVH and DRVL low to float output during shutdown - meets Intel VRM 10 rapid capacitor discharge prevention requirement. |
| Bootstrapped high-side drive | Supports high dV/dt switching nodes via external BST–SW capacitor; compatible with Boot-Snap circuit (RBST, CBST2) for controlled slew rate. |
| Optimized for low gate charge MOSFETs | Delivers 25 ns propagation and transition times into 3000 pF load - suitable for high-frequency, high-efficiency synchronous buck stages. |
| LFCSP_VD thermal performance | θJA = 50°C/W on 4-layer PCB enables higher power density than SOIC_N (θJA = 90°C/W), critical for multi-phase CPU VRMs. |
Applications
| Multiphase Desktop CPU Supply | Single-Supply Synchronous Buck Converter |
|---|---|
Use Scenario: Power delivery for Intel Core i-series CPUs requiring VRD 10.x compliance and dynamic VID voltage scaling. IC Role / Device Role / Timing Role: Dual gate driver coordinating high-side buck switch and low-side synchronous rectifier with adaptive nonoverlap timing. Use Value: Enables efficient, high-current (>95 A TDC) core voltage regulation with shoot-through prevention and controlled shutdown via OD pin. |
Use Scenario: Point-of-load (POL) DC-DC conversion in industrial controllers where space-constrained layout demands minimal footprint. IC Role / Device Role / Timing Role: Single-PWM-input driver delivering phase-aligned high-side and inverted low-side gate signals with integrated bootstrap management. Use Value: Reduces component count vs. discrete driver solutions while maintaining 25 ns timing precision and thermal efficiency in LFCSP_VD package. |
| VRM 10-Compliant Server VRM | High-Frequency POL Module |
Use Scenario: Multi-phase voltage regulator module for Xeon processors requiring strict output disable behavior during warm reset. IC Role / Device Role / Timing Role: Output disable (OD)-controlled gate driver ensuring simultaneous high- and low-side MOSFET turn-off to prevent output capacitor discharge. Use Value: Meets Intel VRM 10 specification for rapid, safe shutdown without reverse current flow or bus contention. |
Use Scenario: Compact 500 kHz switching POL for FPGA or ASIC core rails in telecom baseband cards. IC Role / Device Role / Timing Role: High-speed dual driver enabling fast transitions (20–40 ns) into 3 nF gate loads while maintaining overlap-free operation. Use Value: Supports high-frequency operation without timing skew or shoot-through, reducing output filter size and improving transient response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR2110PbF | Higher VBS rating (600 V), but no integrated overlap protection or OD pin; requires external logic for nonoverlap timing. | Suitable for high-voltage half-bridge motor drives, not optimized for low-voltage CPU VRMs. | Choose IR2110PbF only when >200 V bootstrap operation is required and external timing control is acceptable. |
| LM5113MMX/NOPB | Includes adjustable dead-time control and higher drive current (1.5 A peak), but lacks OD functionality and VRM-specific shutdown behavior. | Targeted at wide-input industrial DC-DC, not VRM 10-compliant CPU supplies. | Select LM5113MMX/NOPB when programmable dead time and higher peak current are prioritized over VRM 10 OD compliance. |
Compared with IR2110PbF and LM5113MMX/NOPB, ADP3118JCPZ-RL uniquely integrates VRM 10–compliant output disable, adaptive SW-based overlap protection, and LFCSP thermal performance - making it purpose-built for space- and timing-critical multiphase CPU VRMs rather than general-purpose or high-voltage drivers.
Availability
ADP3118JCPZ-RL is available at Aetrix Electronics and suitable for multiphase desktop CPU supplies, VRM 10-compliant server VRMs, and high-frequency point-of-load converters requiring stable component supply, consistent LFCSP packaging, and guaranteed commercial temperature range (0°C to 85°C) performance.
Supply support for ADP3118JCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, power management, and RF applications.
The ADP3118 product line delivers highly integrated, thermally optimized MOSFET drivers for CPU voltage regulation modules - designed specifically to meet Intel VRM specifications with minimal external components and robust shoot-through protection.
FAQ
What is the primary function of the OD pin on the ADP3118JCPZ-RL?
The OD (Output Disable) pin on the ADP3118JCPZ-RL is an active-low control input that forces both DRVH and DRVL outputs low simultaneously, floating the output stage during system shutdown. This behavior meets Intel VRM 10 requirements by preventing rapid discharge of the output capacitor and eliminating reverse current paths in multiphase CPU supplies.
Does the ADP3118JCPZ-RL support bootstrapped high-side drive, and what external components are required?
Yes, the ADP3118JCPZ-RL supports bootstrapped high-side drive via the BST and SW pins. Required external components include a bootstrap capacitor (CBST1) between BST and SW, a bootstrap diode (D1), and optionally RBST and CBST2 for slew-rate limiting (Boot-Snap circuit). CBST1 must withstand ≥50 V and be sized based on high-side MOSFET gate charge (QGATE) and desired VGATE.
How does the ADP3118JCPZ-RL prevent shoot-through current between high-side and low-side MOSFETs?
The ADP3118JCPZ-RL prevents shoot-through using adaptive overlap protection that monitors the SW node voltage. Before enabling the low-side driver (DRVL), it waits for SW to fall to ≤1 V after high-side turn-off - or applies a fixed 150 ns delay if SW fails to rise first. This ensures turn-off-before-turn-on sequencing regardless of temperature, supply voltage, or MOSFET gate charge variations.
What is the thermal performance difference between the ADP3118JCPZ-RL and the SOIC-packaged ADP3118JRZ-RL?
The ADP3118JCPZ-RL in LFCSP_VD package has θJA = 50°C/W on a 4-layer PCB, versus θJA = 90°C/W for the SOIC-packaged ADP3118JRZ-RL. This 45% improvement in thermal resistance allows higher continuous current handling and tighter board layouts in space-constrained VRM designs without additional heatsinking.
Can the ADP3118JCPZ-RL drive high gate charge MOSFETs, or is it limited to low-QG devices?
The ADP3118JCPZ-RL is optimized for low gate charge MOSFETs, delivering 25 ns propagation and transition times into 3000 pF loads. While it can drive higher-QG devices, performance degrades: rise/fall times increase linearly with load capacitance, and thermal limits may be exceeded under high-frequency, high-duty-cycle operation - especially on the low-side driver.
ADP3118JCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad, CSP
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.15V ~ 13.2V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- -
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 25 V
- Rise / Fall Time (Typ):
- 25ns, 20ns
- Operating Temperature:
- 0°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-LFCSP (3x3)
ADP3118JCPZ-RL FAQ
1.How can I place an order for ADP3118JCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3118JCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3118JCPZ-RL reliable?
The price and inventory of ADP3118JCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3118JCPZ-RL is usually 5 days.
3.What payment methods are accepted for ADP3118JCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3118JCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3118JCPZ-RL?
ADP3118JCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3118JCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3118JCPZ-RL?
For technical support, including ADP3118JCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3118JCPZ-RL requirements.
6.How does Aetrix verify that ADP3118JCPZ-RL is sourced from the original manufacturer or authorized distributors?
All ADP3118JCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3118JCPZ-RL meets industry standards.
7.What is the process for return or replacement of ADP3118JCPZ-RL?
All ADP3118JCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with ADP3118JCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3118JCPZ-RL part is unused and in its original packaging.
Return procedure for ADP3118JCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3118JCPZ-RL Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

