Analog Devices Inc. ADP3118JRZ
- Part No.:
- ADP3118JRZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADP3118JRZ.pdf
- Description:
- DUAL BOOTSTRAPPED 12 VOLT MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:13,029
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3118JRZ from onsemi is a dual high-voltage MOSFET driver optimized for synchronous buck converters, featuring bootstrapped high-side drive, anticross-conduction protection, and output disable (OD) control to float both outputs per Intel VRM 10. It drives 3000 pF loads with 25 ns propagation delay and 25 ns transition time, targeting multiphase desktop CPU power supplies.
For engineers reviewing the ADP3118JRZ datasheet, ADP3118JRZ pinout, ADP3118JRZ application, or ADP3118JRZ equivalent, key selection criteria include bootstrap-compatible high-side drive capability, OD-controlled shutdown behavior, overlap protection timing, thermal performance in SOIC-8, and compatibility with Flex-Mode™ controllers for VRD 10 compliance.
Technical Context
The ADP3118JRZ integrates independent high-side and low-side drivers with adaptive overlap protection that monitors SW node voltage to enforce dead-time-requiring SW to fall below 1 V before enabling DRVL. Its high-side driver uses external BST/SW bootstrap circuitry with internal Boot-Snap support (RBST, CBST1/CBST2) to manage slew rate and gate voltage integrity during fast switching.
Control logic accepts a single PWM input (IN) to generate complementary DRVH/DRVL outputs with built-in shoot-through prevention. The OD pin forces both outputs low, disabling both MOSFETs to prevent rapid output capacitor discharge during system shutdown-critical for controlled CPU power-down sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PWM Input Voltage High | 2.0 V minimum - ensures reliable logic-high recognition under noise or rail droop |
| Hysteresis | 90–250 mV - prevents false triggering near logic thresholds during noisy switching environments |
| High-Side Propagation Delay | 25–40 ns - enables stable operation up to 500 kHz switching frequency with tight timing margins |
| Low-Side Sinking Resistance | 1.0–2.5 Ω - provides strong gate discharge for fast turn-off of low-side N-MOSFETs |
| Supply Voltage Range | 4.15–13.2 V - supports 5 V, 12 V, and intermediate bias rails without external regulation |
| UVLO Threshold | 1.5–3.0 V rising - prevents erratic startup or operation during brownout conditions |
| Operating Temperature | 0°C to 85°C - qualified for commercial-grade CPU VRM applications with no derating required |
Pinout & Package
ADP3118JRZ is packaged in an 8-lead SOIC_N (R-8) with standard pin spacing and gull-wing leads, rated for 2-layer board θJA = 123°C/W and 4-layer board θJA = 90°C/W. Thermal pad is not present; PGND must be connected directly to low-inductance ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST | Bootstrap supply input | Provides floating bias for high-side driver; requires external capacitor to SW to sustain gate voltage during high-side conduction |
| IN | PWM control input | Single logic-level signal generating complementary DRVH/DRVL outputs; determines phase relationship and duty cycle |
| OD | Output disable control | Active-low signal forcing both DRVH and DRVL low to halt switching and float output stage during shutdown |
| VCC | Main supply input | Bias rail for low-side driver and internal logic; requires local 1 μF ceramic bypass to PGND |
| DRVH | High-side MOSFET gate drive | Bootstrapped output referenced to SW; delivers sourcing/sinking current to upper N-MOSFET gate |
| SW | Switch node monitor | Connects to source of high-side MOSFET; used by overlap circuit to detect voltage transition and enforce nonoverlap timing |
| PGND | Power ground return | Low-impedance return path for low-side driver current; must tie closely to source of synchronous rectifier MOSFET |
| DRVL | Low-side MOSFET gate drive | Ground-referenced output driving lower N-MOSFET gate; complements DRVH with adaptive dead-time control |
Key Features
| Feature | Design Value |
|---|---|
| Anticross-conduction protection | Adaptive SW-node monitoring enforces ≥1 V threshold before DRVL activation, eliminating shoot-through across varying temperature, load, and MOSFET Qg |
| Output disable (OD) function | Simultaneously disables DRVH and DRVL to float both MOSFET gates-prevents uncontrolled discharge of output capacitors during system reset or power-down |
| Bootstrapped high-side drive | Supports floating gate drive up to BST − SW = +15 V, enabling use with 12 V input supplies and high-side N-MOSFETs in buck topologies |
| Single-PWM interface | Eliminates need for external logic or complementary signal generation-reduces component count and layout complexity in multiphase VRMs |
| Flex-Mode™ controller compatibility | Designed to meet Intel VRM 10 requirements when paired with Analog Devices Flex-Mode™ controllers (e.g., ADP3186/ADP3188) |
Applications
| Desktop CPU Voltage Regulator | Multiphase VRM Module |
|---|---|
Use Scenario: Power delivery for Intel Core i-series processors requiring dynamic VID scaling and tight transient response. IC Role / Device Role / Timing Role: Dual gate driver providing synchronized high-side/low-side control per phase, with OD-enabled graceful shutdown during processor sleep states. Use Value: Enables compliant VRD 10.x operation with <190 ns timeout delay and SW-monitored overlap protection-ensuring safe transitions under full-load transients. | Use Scenario: Scalable multi-phase buck converter where four ADP3118JRZ units drive parallel phases in a single VRM solution. IC Role / Device Role / Timing Role: Phase-specific gate driver delivering matched propagation delays (<40 ns) and transition times (<40 ns) across all channels for interleaved current sharing. Use Value: Maintains channel-to-channel timing alignment critical for ripple cancellation and thermal balancing in high-current (>95 A) CPU core supplies. |
| Synchronous Buck Converter | VRM Reference Design |
Use Scenario: Single-supply 12 V input to 1.2 V output conversion for FPGA or ASIC core rails. IC Role / Device Role / Timing Role: All-in-one synchronous buck driver replacing discrete level-shifters and dual gate drivers-simplifying BOM and PCB layout. Use Value: Reduces gate drive loop inductance via integrated overlap logic and SOIC-8 footprint, improving EMI and efficiency at 300–500 kHz switching frequencies. | Use Scenario: Reference implementation for VRD 10-compliant power systems using ADP3188 controller and four ADP3118JRZ drivers. IC Role / Device Role / Timing Role: Production-proven gate driver validated in Figure 15 schematic with NTD60N02/NTD110N02 MOSFETs and Boot-Snap network. Use Value: Delivers verified timing, thermal, and reliability performance meeting Intel specification limits for TDC (95 A) and peak current (119 A). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual high-side/low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IR2110PbF | Higher VBST rating (600 V), but no integrated overlap protection or OD pin; requires external logic for shoot-through prevention | Targeted at industrial half-bridge inverters, not CPU VRMs; lacks VRM-specific timing and shutdown features | Choose only if high-voltage isolation (>200 V) is required and VRM compliance is not needed |
| LM5113MMX/NOPB | Includes programmable dead-time and enable/disable, but no SW-sensing overlap logic; higher quiescent current (7 mA vs. 5 mA) | Optimized for wide-input DC/DC converters (4.5–100 V), not low-voltage VRM applications with strict timing constraints | Select when adjustable dead-time or higher input voltage range is prioritized over VRM-specific SW-monitoring safety |
Compared with IR2110PbF and LM5113MMX/NOPB, ADP3118JRZ uniquely integrates SW-node–based overlap protection, OD-controlled shutdown, and VRM 10–optimized timing-making it the only choice for Intel-compliant desktop CPU power stages requiring guaranteed nonoverlap and controlled capacitor discharge.
Availability
ADP3118JRZ is available at Aetrix Electronics and suitable for multiphase desktop CPU supplies, VRD 10-compliant reference designs, and single-supply synchronous buck converters requiring stable component supply and long-term production continuity.
Supply support for ADP3118JRZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi (formerly ON Semiconductor) is a global semiconductor supplier focused on energy-efficient electronics, delivering power management, analog, sensor, and logic solutions for automotive, industrial, and computing markets.
The ADP3118JRZ belongs to onsemi's CPU power delivery portfolio, designed specifically to support Intel VRM specifications with integrated safety features, precise timing, and robust gate drive for high-frequency synchronous buck converters.
FAQ
What is the purpose of the OD pin on the ADP3118JRZ?
The OD (Output Disable) pin on the ADP3118JRZ is an active-low control input that forces both DRVH and DRVL outputs low simultaneously. This action turns off both high-side and low-side external MOSFETs, allowing the output to float and preventing rapid discharge of the output capacitor during system shutdown or fault conditions-meeting Intel VRM 10 requirements for controlled power-down sequences.
Does the ADP3118JRZ require external bootstrap components?
Yes, the ADP3118JRZ requires external bootstrap components: a diode (D1), two capacitors (CBST1 and CBST2), and a resistor (RBST). These form the Boot-Snap circuit connected between BST and SW pins. CBST1 must withstand ≥50 V, and RBST (1.5–2.2 Ω) limits surge current and controls switch-node slew rate-details are specified in the ADP3118JRZ datasheet Application Information section.
Can the ADP3118JRZ drive high gate-charge MOSFETs effectively?
The ADP3118JRZ is optimized for low gate-charge MOSFETs but can drive higher-Qg devices with appropriate layout and external gate resistors. Its low-side sinking resistance (1.0–2.5 Ω) and high-side sourcing resistance (2.2–3.5 Ω) support fast switching into 3 nF loads. For MOSFETs exceeding 3000 pF, adding series gate resistors may be necessary to manage dV/dt and prevent oscillation-verified in typical performance curves on page 7 of the ADP3118JRZ datasheet.
How does the ADP3118JRZ prevent shoot-through current?
The ADP3118JRZ prevents shoot-through using adaptive overlap protection that monitors the SW pin voltage. Before enabling DRVL after high-side turn-off, it waits for SW to fall below ~1 V-or applies a fixed 150 ns delay if SW fails to rise first. This ensures the high-side MOSFET is fully off before the low-side turns on, regardless of temperature, supply variation, or MOSFET gate charge-eliminating shoot-through under all operating conditions.
Is the ADP3118JRZ compatible with Flex-Mode™ controllers?
Yes, the ADP3118JRZ is explicitly designed to meet CPU VR requirements when used with Analog Devices, Inc. Flex-Mode™ controllers such as the ADP3186 and ADP3188. Its timing characteristics-including propagation delay, transition time, and OD response-are aligned with VRD 10.x specifications, and its functional block diagram and application circuits (e.g., Figure 15) confirm interoperability in production-grade VRM implementations.
ADP3118JRZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.15V ~ 13.2V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- -
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 25 V
- Rise / Fall Time (Typ):
- 25ns, 20ns
- Operating Temperature:
- 0°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
ADP3118JRZ FAQ
1.How can I place an order for ADP3118JRZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3118JRZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3118JRZ reliable?
The price and inventory of ADP3118JRZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3118JRZ is usually 5 days.
3.What payment methods are accepted for ADP3118JRZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3118JRZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3118JRZ?
ADP3118JRZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3118JRZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3118JRZ?
For technical support, including ADP3118JRZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3118JRZ requirements.
6.How does Aetrix verify that ADP3118JRZ is sourced from the original manufacturer or authorized distributors?
All ADP3118JRZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3118JRZ meets industry standards.
7.What is the process for return or replacement of ADP3118JRZ?
All ADP3118JRZ units undergo pre-shipment inspection (PSI). If there is an issue with ADP3118JRZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3118JRZ part is unused and in its original packaging.
Return procedure for ADP3118JRZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3118JRZ Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
