Analog Devices Inc. ADP3623ARDZ-RL
- Part No.:
- ADP3623ARDZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
ADP3623ARDZ-RL.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,104
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3623ARDZ-RL from Analog Devices is a high-speed, dual-channel, 4 A low-side MOSFET driver with thermal protection, designed for driving two independent N-channel power MOSFETs in switching power supplies. It operates from 4.5 V to 18 V, delivers 10 ns typical rise/fall times at 2.2 nF load, and features matched propagation delays (≤2 ns), overtemperature warning (120°C–150°C), and shutdown (150°C–180°C) thresholds.
For engineers reviewing the ADP3623ARDZ-RL datasheet, ADP3623ARDZ-RL pinout, ADP3623ARDZ-RL application, or ADP3623ARDZ-RL equivalent, key selection criteria include its 4.5 V UVLO threshold, SOIC_N_EP thermally enhanced package, dual inverting-input configuration, and integrated OTW open-drain flag for system-level thermal monitoring in high-frequency DC/DC converters.
Technical Context
The ADP3623ARDZ-RL implements dual inverting gate drivers with independent inputs (INA, INB) and outputs (OUTA, OUTB), each capable of sourcing/sinking ±4 A peak current. Its internal temperature sensor enables two-tier thermal protection: an active-low OTW flag at 120°C–150°C and automatic shutdown above 150°C–180°C.
It features a precision SD input comparator with 240–320 mV hysteresis and 1.19–1.38 V high threshold, supporting redundant overvoltage protection. The device uses a 3.3 V-compatible logic interface, UVLO with 0.3 V hysteresis (4.2 V turn-on), and supports parallel operation by tying INA/INB and OUTA/OUTB for increased drive strength.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 18 V - enables compatibility with low-voltage digital controllers and higher-voltage gate-drive rails. |
| Rise/Fall Time | 10 ns typical @ 2.2 nF - ensures fast switching transitions critical for >1 MHz DC/DC topologies. |
| Peak Output Current | ±4 A - sufficient to charge/discharge high-QG MOSFETs (e.g., >100 nC) within nanoseconds. |
| UVLO Turn-On Threshold | 4.2 V typical - guarantees safe startup only after stable bias rail establishment, preventing erratic gate drive. |
| Overtemperature Warning | 135°C typical - provides early thermal alert before shutdown, enabling system-level derating or fan control. |
| Propagation Delay Matching | ≤2 ns - maintains precise synchronous switching between channels for interleaved or phase-shifted designs. |
| SD Input Threshold | 1.28 V typical with 280 mV hysteresis - allows robust detection of scaled-down fault signals without external comparators. |
Pinout & Package
ADP3623ARDZ-RL is housed in an 8-lead SOIC_N_EP (RD-8-4) package with exposed thermal pad, optimized for PCB heat dissipation (θJA = 59°C/W on JEDEC 4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SD | Active-high shutdown input | Disables both outputs when high; internal pull-up requires external pull-down for normal operation. |
| 2 - INA | Inverting input for Channel A | Drives OUTA low when high, high when low - matches inverting logic in synchronous rectifier controllers. |
| 3 - PGND | Power ground reference | Must be connected directly to MOSFET source to minimize ground bounce and ensure accurate current sensing. |
| 4 - INB | Inverting input for Channel B | Independent inverted control for second MOSFET; enables asymmetric or interleaved gate timing. |
| 5 - OUTB | Channel B low-side output | Drives N-MOSFET gate to VDD or PGND; ±4 A peak capability supports fast edge rates into capacitive loads. |
| 6 - VDD | Power supply input | Requires local 4.7 µF ceramic bypass capacitor to PGND to suppress supply noise and support transient current demands. |
| 7 - OUTA | Channel A low-side output | Matches OUTB in drive strength and timing; supports parallel connection with OUTB for doubled current capability. |
| 8 - OTW | Open-drain overtemperature warning | Active-low flag; wire-OR'able with other ADP362x devices to share single thermal interrupt line across multi-driver systems. |
Key Features
| Feature | Design Value |
|---|---|
| Dual inverting-input architecture | Enables direct interface with controllers using complementary PWM outputs (e.g., UCC272xx, LM5113) without external inverters. |
| Matched channel propagation delay | ≤2 ns difference ensures precise synchronization for interleaved buck or multiphase VRM applications. |
| Thermally enhanced SOIC_N_EP | Exposed pad reduces junction-to-board thermal resistance by ~30% vs. standard SOIC, improving reliability at 300 kHz+ switching. |
| Programmable shutdown via SD pin | Internal 1.28 V comparator with 280 mV hysteresis allows direct connection to resistor-divided bus voltage for OVP/OCP fault response. |
| Overtemperature warning + shutdown | Two-stage thermal protection avoids sudden system failure: OTW alerts at 135°C; shutdown at 165°C prevents permanent die damage. |
| 3.3 V logic-compatible inputs | Accepts standard microcontroller or FPGA GPIO levels while tolerating up to VDD, simplifying mixed-supply system integration. |
Applications
| AC/DC SMPS | High-Frequency DC/DC Converters |
|---|---|
Use Scenario: Primary-side half-bridge or LLC resonant converter operating at 200–500 kHz with GaN or SiC MOSFETs. IC Role / Device Role / Timing Role: Low-side driver for synchronous rectification and auxiliary gate control, delivering <15 ns total propagation delay with matched edges. Use Value: Enables ZVS/ZCS operation through precise dead-time control and fast edge fidelity, reducing switching losses by >15% vs. slower drivers. |
Use Scenario: Multiphase buck converter for CPU/GPU VRMs requiring tight phase alignment and thermal margin. IC Role / Device Role / Timing Role: Dual-channel gate driver per phase, with OTW pins wired in parallel to trigger global thermal throttling. Use Value: Prevents localized hotspots by triggering firmware-based frequency reduction before any channel reaches 165°C shutdown limit. |
| Synchronous Rectification | Motor Drive Half-Bridge |
Use Scenario: Secondary-side synchronous rectifier in isolated flyback or forward converters with 3.3 V/5 V output rails. IC Role / Device Role / Timing Role: Inverting driver for N-MOSFETs replacing Schottky diodes, controlled by transformer-coupled or opto-isolated signals. Use Value: Reduces conduction loss by >40% versus diode rectification, enabled by 4 A peak sink current handling reverse recovery spikes. |
Use Scenario: 24 V BLDC motor controller with discrete N-channel half-bridge and Hall-effect commutation. IC Role / Device Role / Timing Role: Low-side driver for bottom FETs, accepting inverting logic from MCU timers to implement shoot-through prevention. Use Value: Eliminates need for external level shifters or gate resistors due to 3.3 V input compatibility and integrated 80 kΩ output impedance in off-state. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5113MRX/NOPB | Non-inverting inputs; 5 A peak drive; 12 V UVLO; no OTW flag; MSOP-8 package. | Lacks thermal warning output and inverting logic - requires external inverters for synchronous rectifier use cases. | Preferred where non-inverting control is native to controller and thermal monitoring is handled externally. |
| UCC27211D | Inverting inputs; 4 A peak; 8 V UVLO; no OTW; SOIC-8 (no EP); higher θJA (80°C/W). | No thermal warning or shutdown; less robust thermal performance limits use in compact, high-power-density designs. | Selected when cost sensitivity outweighs thermal safety requirements and PCB space permits larger heatsinking. |
Compared with LM5113MRX/NOPB and UCC27211D, ADP3623ARDZ-RL uniquely combines inverting inputs, integrated OTW signaling, and thermally enhanced SOIC_N_EP packaging - making it optimal for space-constrained, thermally demanding synchronous rectifiers and multiphase VRMs where early thermal intervention is critical.
Availability
ADP3623ARDZ-RL is available at Aetrix Electronics and suitable for AC/DC switch mode power supplies, high-frequency DC/DC converters, and synchronous rectification systems requiring stable component supply, RoHS-compliant sourcing, and long-term production continuity.
Supply support for ADP3623ARDZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The ADP362x family was engineered specifically for high-efficiency, high-frequency power conversion systems - emphasizing thermal resilience, precise timing, and seamless integration with digital PWM controllers.
FAQ
What is the UVLO threshold of ADP3623ARDZ-RL and why does it matter?
The ADP3623ARDZ-RL has a UVLO turn-on threshold of 4.2 V typical (3.8 V min, 4.5 V max) with 0.3 V hysteresis. This ensures the driver remains disabled until the VDD rail is sufficiently stable to support reliable gate drive, preventing partial turn-on of power MOSFETs that could cause shoot-through or excessive conduction loss. The low 4.5 V range also allows compatibility with 5 V and 3.3 V controller supply domains when used with appropriate level-shifting or regulator staging.
How does the OTW pin function in ADP3623ARDZ-RL and what external circuitry is needed?
The OTW pin on ADP3623ARDZ-RL is an open-drain, active-low overtemperature warning output. It pulls low when the junction temperature exceeds 120°C–150°C and releases high otherwise. An external pull-up resistor (typically 4.7 kΩ to 3.3 V or 5 V) is required to establish a valid logic high state. Multiple ADP3623ARDZ-RL devices can share a single OTW bus via wire-OR connection, allowing centralized thermal monitoring in multi-phase or multi-rail power systems.
Can ADP3623ARDZ-RL drive both high-side and low-side N-MOSFETs?
No - ADP3623ARDZ-RL is a dedicated low-side driver only. Its outputs (OUTA, OUTB) are referenced to PGND and cannot float above VDD. To drive high-side N-MOSFETs, a separate high-side driver (e.g., ADP3654) or bootstrap-based gate driver IC is required. The ADP3623ARDZ-RL's design assumes ground-referenced loads, such as synchronous rectifiers or bottom switches in half-bridge configurations.
What is the purpose of the SD pin on ADP3623ARDZ-RL and how should it be interfaced?
The SD (Shutdown) pin on ADP3623ARDZ-RL is an active-high input that forces both OUTA and OUTB low when asserted. It features an internal pull-up, so the pin must be pulled low (e.g., via MCU GPIO or resistor divider) for normal operation. Its precision comparator (1.28 V threshold, 280 mV hysteresis) accepts slow-changing analog signals - enabling direct connection to scaled-down bus voltages for redundant overvoltage protection without external components.
Is ADP3623ARDZ-RL pin-compatible with other members of the ADP362x/ADP363x family?
Yes - ADP3623ARDZ-RL shares identical pinout and package (SOIC_N_EP) with ADP3624ARDZ, ADP3625ARDZ-RL, ADP3633ARDZ-RL, and all other ADP362x/ADP363x variants. However, functional differences exist: ADP3623ARDZ-RL uses inverting inputs (INA, INB) and 4.5 V UVLO, whereas ADP3624 uses non-inverting inputs and same UVLO, and ADP3633 uses 9.5 V UVLO. Swapping requires verifying input logic polarity and supply voltage compatibility.
ADP3623ARDZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
ADP3623ARDZ-RL FAQ
1.How can I place an order for ADP3623ARDZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3623ARDZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3623ARDZ-RL reliable?
The price and inventory of ADP3623ARDZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3623ARDZ-RL is usually 5 days.
3.What payment methods are accepted for ADP3623ARDZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3623ARDZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3623ARDZ-RL?
ADP3623ARDZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3623ARDZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3623ARDZ-RL?
For technical support, including ADP3623ARDZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3623ARDZ-RL requirements.
6.How does Aetrix verify that ADP3623ARDZ-RL is sourced from the original manufacturer or authorized distributors?
All ADP3623ARDZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3623ARDZ-RL meets industry standards.
7.What is the process for return or replacement of ADP3623ARDZ-RL?
All ADP3623ARDZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with ADP3623ARDZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3623ARDZ-RL part is unused and in its original packaging.
Return procedure for ADP3623ARDZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3623ARDZ-RL Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

