Analog Devices Inc. ADP3623ARHZ-RL
- Part No.:
- ADP3623ARHZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
ADP3623ARHZ-RL.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:422
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3623ARHZ-RL from Analog Devices is a high-speed, dual-channel, 4 A low-side MOSFET driver in an 8-lead MINI_SO_EP package with thermal protection. It supports 4.5 V to 18 V supply voltage, delivers 10 ns typical rise/fall times into 2.2 nF load, and features matched propagation delays (≤2 ns mismatch) for synchronous power stage control in DC-to-DC converters.
For engineers reviewing the ADP3623ARHZ-RL datasheet, ADP3623ARHZ-RL pinout, ADP3623ARHZ-RL application, or ADP3623ARHZ-RL equivalent, key selection criteria include its 4.5 V UVLO threshold, open-drain overtemperature warning (OTW), 3.3 V-compatible logic inputs, and parallelable dual outputs for enhanced gate drive strength in high-frequency switching designs.
Technical Context
The ADP3623ARHZ-RL integrates two independent inverting low-side drivers optimized for N-channel MOSFETs, with internal temperature sensing enabling dual-level thermal protection: OTW flag activation at 120°C–150°C and automatic shutdown above 150°C–180°C. Its SD input uses a precision comparator with 240–320 mV hysteresis for reliable system-level fault response.
Designed for compatibility with digital PWM controllers, it accepts 3.3 V logic inputs while operating from higher VDD rails (4.5–18 V), and includes internal pull-downs on INA/INB to ensure MOSFETs remain off during floating-input conditions. The MINI_SO_EP package provides 43°C/W θJA for improved thermal performance in space-constrained power stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 18 V - enables direct use with 5 V, 12 V, or 15 V bias rails in industrial and telecom power supplies. |
| Rise/Fall Time | 10 ns typical @ 2.2 nF - ensures fast switching transitions critical for >1 MHz DC-DC operation with minimal overlap loss. |
| Peak Output Current | ±4 A - drives high-QG MOSFETs (e.g., >100 nC) with low gate resistance without external buffers. |
| UVLO Threshold | 4.2 V typ. turn-on, 3.9 V typ. turn-off - provides robust startup/shutdown sequencing with 0.3 V hysteresis to prevent oscillation near brownout. |
| Overtemperature Warning | 135°C typ. activation - signals thermal stress early via open-drain OTW pin, allowing host controller to throttle switching before shutdown. |
| Propagation Delay Match | ≤2 ns - maintains precise timing alignment between channels for interleaved or synchronous rectifier topologies. |
| Input Logic Compatibility | 3.3 V CMOS/TTL - interfaces directly with FPGA, microcontroller, or digital power IC outputs without level-shifting. |
Pinout & Package
The ADP3623ARHZ-RL is housed in an 8-lead MINI_SO_EP package with exposed thermal pad (Package Option RH-8-1), optimized for low-inductance PCB layout and efficient heat dissipation in high-current gate drive applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SD | Active-high shutdown input | Disables both outputs when pulled high; internal pull-up requires external pull-down for normal operation. |
| INA | Inverting input for Channel A | Drives OUTA low when high, high when low - matches standard inverting gate driver interface for synchronous buck high-side control. |
| PGND | Power ground reference | Must be connected directly to MOSFET source plane to minimize ground bounce and ensure accurate current return path. |
| INB | Inverting input for Channel B | Independent control of second output; enables dual-phase or dual-output converter configurations. |
| OUTB | Channel B low-side output | Capable of ±4 A peak current; designed for direct connection to N-MOSFET gate with minimal external components. |
| VDD | Positive supply input | Requires local 4.7 µF ceramic bypass capacitor to PGND to suppress switching noise and support transient current demands. |
| OUTA | Channel A low-side output | Matched to OUTB in delay and drive strength; supports paralleling with OUTB for increased current capability. |
| OTW | Open-drain overtemperature warning | Active-low signal; can be wire-OR'd with other ADP362x/ADP363x devices for system-level thermal monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Dual inverting low-side drivers | Enables direct interface with standard PWM controllers requiring inverted gate signals for high-side N-MOSFETs in synchronous buck stages. |
| Matched channel propagation delays | ≤2 ns mismatch ensures precise timing alignment critical for interleaved converters and zero-voltage switching topologies. |
| Integrated overtemperature warning & shutdown | Two-tier thermal protection prevents device failure: OTW alerts at 135°C (typ), shutdown triggers at 165°C (typ), with 30°C hysteresis. |
| Industry-standard pinout | Compatible with legacy 8-pin SOIC footprints (with adaptation for MINI_SO_EP dimensions), easing migration from prior-generation drivers. |
| 3.3 V logic-compatible inputs | Accepts standard microcontroller/FPGA outputs without level shifters, reducing BOM count and layout complexity. |
Applications
| AC-to-DC SMPS | DC-to-DC Converters |
|---|---|
Use Scenario: Used in the secondary-side synchronous rectification stage of LLC resonant converters to replace Schottky diodes and improve efficiency at light loads. IC Role / Device Role / Timing Role: Low-side gate driver controlling parallel N-MOSFETs synchronized to primary-side switching, requiring tight propagation delay matching and fast edge rates. Use Value: 10 ns rise/fall times and ±4 A drive reduce conduction losses and enable >500 kHz operation while maintaining ZVS conditions. | Use Scenario: Implements dual-phase buck regulator in server VRMs, driving high-current CPU core power stages with dynamic phase shedding. IC Role / Device Role / Timing Role: Dual-channel inverting driver delivering matched timing to two parallel power stages, with OTW flag feeding back to PMBus controller for thermal derating. Use Value: ≤2 ns inter-channel delay match ensures balanced current sharing; 4.5 V UVLO supports stable startup from 5 V bias rail during cold boot. |
| Synchronous Rectification | Motor Drive Half-Bridge |
Use Scenario: Controls low-side switches in isolated flyback or forward converters where precise dead-time control minimizes shoot-through risk. IC Role / Device Role / Timing Role: Inverting gate driver with fast turn-off (10 ns fall time) and internal pull-downs ensuring safe default-off state during controller reset. Use Value: 3.3 V-compatible inputs interface directly with digital controller GPIOs; OTW signal enables predictive thermal throttling before MOSFET overheating. | Use Scenario: Drives low-side N-MOSFETs in 24 V BLDC motor half-bridge inverters for industrial pumps and fans. IC Role / Device Role / Timing Role: Robust low-side driver with 18 V max VDD tolerance and overtemperature shutdown protecting against stall-induced thermal runaway. Use Value: 43°C/W θJA (MINI_SO_EP) sustains 2 A continuous output current at 85°C ambient; SD pin allows emergency stop via external overcurrent comparator. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-side dual MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP3624ARHZ-RL | Non-inverting input logic (INA/INB active-high), same package, UVLO, and thermal specs. | Better suited for direct PWM controller outputs without inversion logic; requires no external inverters in standard buck topologies. | Select ADP3624ARHZ-RL when interfacing with non-inverting PWM generators or digital controllers lacking dedicated inverted outputs. |
| LM5113SDX/NOPB | Higher 1.5 A per channel (vs. ±4 A), 5 V–14 V supply range, no OTW flag, SOIC-8 package (no exposed pad). | Lacks thermal warning and shutdown; lower drive strength limits use with high-QG MOSFETs above 300 kHz. | Choose LM5113SDX/NOPB only for cost-sensitive, lower-power applications where thermal monitoring is handled externally and gate charge < 50 nC. |
Compared with ADP3623ARHZ-RL, ADP3624ARHZ-RL offers simplified interface for non-inverting control schemes but lacks inverting flexibility, while LM5113SDX/NOPB trades drive strength and integrated thermal safety for lower cost and wider industry adoption - making ADP3623ARHZ-RL optimal for high-efficiency, thermally constrained, high-frequency power stages requiring robust protection.
Availability
ADP3623ARHZ-RL is available at Aetrix Electronics and suitable for AC-to-DC switch mode power supplies, DC-to-dc power supplies, and motor drives requiring stable component supply, RoHS-compliant packaging, and guaranteed thermal performance across −40°C to +85°C ambient.
Supply support for ADP3623ARHZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The ADP362x family was developed specifically for high-frequency, high-reliability power conversion systems, emphasizing fast switching, thermal resilience, and seamless integration with digital power controllers.
FAQ
What is the UVLO threshold for ADP3623ARHZ-RL?
The ADP3623ARHZ-RL has a UVLO turn-on threshold of 4.2 V (typical) and turn-off threshold of 3.9 V (typical), with 0.3 V hysteresis. This ensures clean startup and shutdown behavior when powered from 5 V rails, preventing oscillation during brownout conditions. The UVLO function is factory-set and not adjustable.
Does ADP3623ARHZ-RL support parallel operation of its two output channels?
Yes, ADP3623ARHZ-RL supports parallel operation: OUTA and OUTB can be tied together to double peak current drive capability to ±8 A, provided INA and INB are driven identically. Layout symmetry and matched trace lengths are essential to ensure balanced current sharing and avoid thermal imbalance between channels.
What is the purpose of the OTW pin on ADP3623ARHZ-RL?
The OTW (Overtemperature Warning) pin on ADP3623ARHZ-RL is an open-drain, active-low output that asserts when the junction temperature reaches 120°C–150°C (typical). It allows system-level thermal management-such as reducing switching frequency or disabling phases-before the device triggers overtemperature shutdown at 150°C–180°C. Multiple ADP3623ARHZ-RL devices can share a single OTW bus via wire-OR.
Can ADP3623ARHZ-RL drive high-side N-MOSFETs directly?
No, ADP3623ARHZ-RL is a dedicated low-side driver and cannot directly drive high-side N-MOSFETs due to lack of bootstrap or charge-pump circuitry. It is designed for ground-referenced outputs (OUTA/OUTB referenced to PGND). For high-side N-MOSFETs, use complementary high-side drivers like ADP3653 or implement external bootstrap networks.
What package type does ADP3623ARHZ-RL use, and why does it matter?
ADP3623ARHZ-RL uses the 8-lead MINI_SO_EP (RH-8-1) package with exposed thermal pad. This package delivers 43°C/W θJA-significantly better than the SOIC_N_EP variant's 59°C/W-enabling higher continuous output current in compact layouts. The exposed pad must be soldered to a thermal copper plane for effective heat transfer and sustained reliability under high-frequency, high-current operation.
ADP3623ARHZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP-EP
ADP3623ARHZ-RL FAQ
1.How can I place an order for ADP3623ARHZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3623ARHZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3623ARHZ-RL reliable?
The price and inventory of ADP3623ARHZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3623ARHZ-RL is usually 5 days.
3.What payment methods are accepted for ADP3623ARHZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3623ARHZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3623ARHZ-RL?
ADP3623ARHZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3623ARHZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3623ARHZ-RL?
For technical support, including ADP3623ARHZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3623ARHZ-RL requirements.
6.How does Aetrix verify that ADP3623ARHZ-RL is sourced from the original manufacturer or authorized distributors?
All ADP3623ARHZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3623ARHZ-RL meets industry standards.
7.What is the process for return or replacement of ADP3623ARHZ-RL?
All ADP3623ARHZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with ADP3623ARHZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3623ARHZ-RL part is unused and in its original packaging.
Return procedure for ADP3623ARHZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3623ARHZ-RL Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

