Analog Devices Inc. ADP3624ARDZ
- Part No.:
- ADP3624ARDZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
ADP3624ARDZ.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:163
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3624ARDZ from Analog Devices is a high-speed, dual-channel, 4 A low-side MOSFET driver IC designed for driving two independent N-channel power MOSFETs in switching power stages. It operates from 4.5 V to 18 V, delivers 10 ns typical rise/fall times at 2.2 nF load, features matched propagation delays (<2 ns), and includes overtemperature warning (OTW) and shutdown protection. It is used in synchronous rectification circuits where fast, robust gate drive and thermal safety are critical.
For engineers reviewing the ADP3624ARDZ datasheet, ADP3624ARDZ pinout, ADP3624ARDZ application, or ADP3624ARDZ equivalent, key selection considerations include its 4.5–18 V supply range, 3.3 V-compatible logic inputs, SOIC_N_EP thermally enhanced package, and dual-channel parallel operation capability for increased current drive.
Technical Context
The ADP3624ARDZ implements noninverting input logic for both channels (INA/INB), enabling direct interface with PWM controllers without external inversion. Its internal temperature sensor provides two-tier thermal protection: an open-drain OTW flag active below 120–150°C and automatic shutdown above 150–180°C.
It integrates UVLO with 0.3 V hysteresis (turn-on at 4.2 V, turn-off at 3.9 V), precise SD shutdown comparator (1.28 V threshold ±0.07 V), and internal pull-downs on all inputs to ensure fail-safe off-state. The output stage delivers ±4 A peak source/sink current into capacitive loads while maintaining matched channel delays and sub-35 ns propagation times.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 18 V - supports wide-input DC-DC and AC-DC supplies, compatible with both analog and digital PWM controllers. |
| Rise/Fall Time | 10 ns typical @ 2.2 nF - enables >20 MHz effective switching in hard-switched topologies with minimal gate drive loss. |
| Peak Output Current | ±4 A - sufficient to rapidly charge/discharge high-Qg MOSFETs (e.g., >100 nC) without external buffers. |
| Propagation Delay Match | <2 ns - ensures precise timing alignment between channels for synchronous rectifier pairs or phase-shifted converters. |
| UVLO Threshold | 4.2 V turn-on / 3.9 V turn-off (0.3 V hysteresis) - prevents erratic operation during brown-out or soft-start conditions. |
| OTW Threshold | 120–150°C - provides early thermal warning before shutdown, allowing system-level derating or fault logging. |
| Operating Ambient Temp | −40°C to +85°C - qualified for industrial and telecom power supply environments without derating. |
Pinout & Package
ADP3624ARDZ is housed in an 8-lead SOIC_N_EP (narrow-body SOIC with exposed pad), offering low thermal resistance (θJA = 59°C/W per JEDEC 4-layer board) and improved power dissipation versus standard SOIC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SD | Active-high shutdown input | Disables both outputs when high; precision comparator with 1.28 V threshold allows direct connection to scaled OVP/OCP signals. |
| 2 - INA | Noninverting input for Channel A | Directly drives OUTA high when INA is high; eliminates need for external inverters in standard PWM configurations. |
| 3 - PGND | Power ground reference | Must be connected directly to MOSFET source node to minimize ground bounce and ensure accurate current sensing. |
| 4 - INB | Noninverting input for Channel B | Independent control of OUTB; enables asymmetrical or interleaved gate drive timing. |
| 5 - OUTB | Channel B low-side output | Drives N-MOSFET gate to PGND; ±4 A peak current supports fast switching of high-capacitance devices. |
| 6 - VDD | Power supply input | Requires local 4.7 µF ceramic bypass capacitor to PGND; insufficient decoupling increases ringing and delay variation. |
| 7 - OUTA | Channel A low-side output | Electrically identical to OUTB; channels may be paralleled (INA=INB, OUTA=OUTB) to double drive strength. |
| 8 - OTW | Open-drain overtemperature warning | Active-low flag pulled low when die temperature exceeds 120–150°C; supports wire-OR'd multi-device thermal monitoring buses. |
Key Features
| Feature | Design Value |
|---|---|
| Dual noninverting inputs | Eliminates external inverters in standard half-bridge or synchronous rectifier layouts, reducing component count and layout complexity. |
| Matched channel propagation delay | <2 ns mismatch ensures precise dead-time control and minimizes shoot-through risk in complementary switch configurations. |
| Parallelable outputs | INA and INB tied together, OUTA and OUTB shorted, enables 8 A total drive capability while sharing thermal load across both channels. |
| Thermal warning + shutdown | Two-stage protection: OTW flag enables system-level response (e.g., frequency reduction), while hard shutdown prevents permanent damage above 150°C. |
| 3.3 V logic-compatible inputs | Accepts standard microcontroller or DSP PWM outputs without level-shifting, simplifying digital controller integration. |
Applications
| Synchronous Rectification | AC-DC Switch Mode Power Supply |
|---|---|
|
Use Scenario: Replacing Schottky diodes in LLC or flyback secondary-side rectification to reduce conduction losses. IC Role / Device Role / Timing Role: Low-side gate driver controlling two N-channel MOSFETs in parallel or interleaved configuration. Use Value: Enables >95% efficiency at full load by minimizing VDS(on) loss, supported by fast 10 ns transitions and matched delays for precise synchronous timing. |
Use Scenario: Driving primary-side half-bridge or secondary-side synchronous rectifiers in 80 PLUS Titanium-certified server PSUs. IC Role / Device Role / Timing Role: Dual-channel gate driver interfacing with digital PWM controller (e.g., ADP1046) for adaptive dead-time control. Use Value: 4.5–18 V supply range accommodates auxiliary rail variations; OTW flag feeds back to controller for thermal foldback before shutdown. |
| DC-DC Power Supply | Motor Drive Half-Bridge |
|
Use Scenario: High-frequency buck converter in telecom base station power modules operating at 500 kHz–1 MHz. IC Role / Device Role / Timing Role: Gate driver for high-side and low-side N-MOSFETs in single-phase buck stage (with external high-side bootstrap). Use Value: Sub-30 ns propagation delay and <2 ns channel matching preserve tight duty-cycle control and minimize voltage overshoot during transients. |
Use Scenario: Driving N-channel half-bridge in 24 V BLDC motor control for industrial actuators. IC Role / Device Role / Timing Role: Low-side driver for both legs; paired with external high-side driver or bootstrap circuitry. Use Value: ±4 A peak current ensures rapid MOSFET turn-on even with large gate charges (e.g., 150 nC), reducing conduction time and heat generation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5113SD/NOPB | Higher supply range (4.5–100 V), no OTW flag, 5 A peak current, SOIC-8 (no EP) | Lacks integrated thermal warning; suited for high-voltage industrial DC-DC but requires external thermal monitoring. | Choose LM5113SD/NOPB when operating above 18 V or needing higher voltage tolerance, but accept added thermal management overhead. |
| UCC27524D | 4 A peak, 12 ns rise/fall, no thermal protection, 3.3 V logic compatible, SOIC-8 (no EP) | No overtemperature detection or shutdown; relies on system-level thermal design. | Select UCC27524D for cost-sensitive, thermally stable environments where OTW/SD functions are implemented externally. |
Compared with LM5113SD/NOPB and UCC27524D, ADP3624ARDZ uniquely integrates overtemperature warning and shutdown in a thermally enhanced SOIC_N_EP package, delivering superior reliability in compact, high-power-density designs without requiring additional thermal sensors or protection circuitry.
Availability
ADP3624ARDZ is available at Aetrix Electronics and suitable for AC-DC switch mode power supplies, DC-DC power supplies, and synchronous rectification systems requiring stable component supply, RoHS-compliant packaging, and long-term industrial lifecycle support.
Supply support for ADP3624ARDZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The ADP362x family was engineered specifically for high-efficiency, high-frequency power conversion systems, emphasizing thermal resilience, precise timing, and seamless integration with digital power controllers.
FAQ
What is the recommended PCB layout practice for ADP3624ARDZ to ensure optimal thermal performance?
Place the ADP3624ARDZ's exposed pad directly soldered to a large copper pour connected to PGND via multiple thermal vias. Route VDD and PGND traces wide (>40 mil) and short, position the 4.7 µF bypass capacitor within 2 mm of VDD/PGND pins, and connect PGND pin directly to MOSFET source pads to minimize ground loop inductance. This layout reduces θJA and maintains junction temperature below 150°C under full load.
Can ADP3624ARDZ drive both high-side and low-side N-channel MOSFETs in a half-bridge configuration?
ADP3624ARDZ is a dedicated low-side driver and cannot directly drive high-side N-MOSFETs due to lack of floating high-voltage level-shifting capability. It can drive the low-side switch in a half-bridge; for high-side drive, pair it with a bootstrap-based high-side driver (e.g., ADP3623) or isolated gate driver. Its noninverting inputs simplify control logic when used with complementary PWM signals.
How does the SD pin function in ADP3624ARDZ, and what voltage levels trigger shutdown?
The SD pin on ADP3624ARDZ is an active-high shutdown input with a precision internal comparator. Shutdown activates when SD voltage exceeds 1.28 V (typical), with hysteresis of 280 mV. An internal pull-up holds SD high by default, so external circuitry must actively pull SD low (e.g., via MCU GPIO or resistor divider) to enable normal operation. This allows reliable OVP/OCP fault response without external comparators.
Is ADP3624ARDZ pin-compatible with other members of the ADP362x/ADP363x family?
Yes - ADP3624ARDZ shares identical pinout and package (SOIC_N_EP) with ADP3623ARDZ, ADP3625ARDZ, ADP3634ARDZ, and all ARDZ variants in the family. However, UVLO thresholds differ: ADP3624ARDZ uses 4.5 V UVLO, while ADP3634ARDZ uses 9.5 V. Swapping them without verifying supply compatibility may cause startup failure or unintended shutdown.
What is the maximum gate capacitance ADP3624ARDZ can drive while maintaining specified rise/fall times?
ADP3624ARDZ is characterized for 10 ns rise/fall times with a 2.2 nF capacitive load. While it can drive larger loads (e.g., 5–10 nF), rise/fall times scale approximately linearly with capacitance - e.g., ~23 ns at 5 nF. For >3 nF loads, add series gate resistors to dampen ringing and verify timing margins in final layout using the device's ±4 A peak current capability.
ADP3624ARDZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
ADP3624ARDZ FAQ
1.How can I place an order for ADP3624ARDZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3624ARDZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3624ARDZ reliable?
The price and inventory of ADP3624ARDZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3624ARDZ is usually 5 days.
3.What payment methods are accepted for ADP3624ARDZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3624ARDZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3624ARDZ?
ADP3624ARDZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3624ARDZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3624ARDZ?
For technical support, including ADP3624ARDZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3624ARDZ requirements.
6.How does Aetrix verify that ADP3624ARDZ is sourced from the original manufacturer or authorized distributors?
All ADP3624ARDZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3624ARDZ meets industry standards.
7.What is the process for return or replacement of ADP3624ARDZ?
All ADP3624ARDZ units undergo pre-shipment inspection (PSI). If there is an issue with ADP3624ARDZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3624ARDZ part is unused and in its original packaging.
Return procedure for ADP3624ARDZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3624ARDZ Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

