Analog Devices Inc. ADP3625ARDZ-RL
- Part No.:
- ADP3625ARDZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
ADP3625ARDZ-RL.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:999
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3625ARDZ-RL from Analog Devices is a high-speed, dual-channel, 4 A low-side MOSFET driver with thermal protection, designed for driving two independent N-channel power MOSFETs in switching power supplies. It operates from 4.5 V to 18 V, delivers 10 ns typical rise/fall times into 2.2 nF load, features matched propagation delays (≤2 ns), and includes overtemperature warning (120°C–150°C) and shutdown (150°C–180°C) functions.
For engineers reviewing the ADP3625ARDZ-RL datasheet, ADP3625ARDZ-RL pinout, ADP3625ARDZ-RL application, or ADP3625ARDZ-RL equivalent, key selection criteria include its 4.5 V UVLO threshold, 3.3 V-compatible logic inputs, SOIC_N_EP thermally enhanced package, and dual-channel parallel operation capability for increased drive strength in high-frequency DC-DC and AC-DC converters.
Technical Context
The ADP3625ARDZ-RL implements dual independent low-side gate drivers with inverting input on Channel A (INA) and noninverting input on Channel B (INB), enabling flexible synchronous rectification or half-bridge control topologies. Its internal temperature sensor provides two-tier thermal protection: an open-drain OTW flag (active low at ≥120°C) and automatic shutdown above ≥150°C junction temperature.
It integrates precision UVLO with 0.3 V hysteresis (4.2 V turn-on, 3.9 V turn-off), a fast SD shutdown input with 280 mV hysteresis and sub-75 ns propagation delay, and robust 4 A peak source/sink current per channel - all while maintaining 14 ns typical rising and 22 ns falling propagation delays into 2.2 nF loads.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 18 V - supports wide-input industrial and telecom DC-DC designs powered from 5 V, 12 V, or 15 V rails. |
| Rise/Fall Time | 10 ns typical @ 2.2 nF - enables >20 MHz effective switching in hard-switched topologies with minimal gate drive loss. |
| Peak Output Current | ±4 A - drives high-Qg MOSFETs (e.g., >100 nC) with fast edge rates and low Miller plateau dwell time. |
| UVLO Threshold | 4.2 V (typ), 0.3 V hysteresis - ensures clean startup/shutdown without oscillation during brown-out conditions. |
| Overtemperature Warning | 135°C (typ), active-low OTW pin - allows system-level thermal derating before shutdown, supporting predictive thermal management. |
| Propagation Delay Match | ≤2 ns - critical for precise dead-time control in synchronous buck or LLC resonant converters. |
| Input Logic Compatibility | 3.3 V CMOS/TTL - interfaces directly with digital PWM controllers (e.g., ADP1055, UCD3138) without level-shifting. |
Pinout & Package
ADP3625ARDZ-RL uses the 8-lead SOIC_N_EP (RD-8-4) package with exposed thermal pad, optimized for high-current, high-frequency PCB layouts. The exposed pad must be soldered to a large copper pour for thermal performance (θJA = 59°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SD | Active-high shutdown input | Disables both outputs when high; internal pull-up requires external pull-down for normal operation; supports slow-rising OVP/OCP signals due to comparator hysteresis. |
| 2 - INA | Inverting input for Channel A | Drives OUTA low when high; enables complementary drive in synchronous rectifier configurations. |
| 3 - PGND | Power ground reference | Must be connected directly to MOSFET source node to minimize ground bounce and ensure accurate current sensing path integrity. |
| 4 - INB | Noninverting input for Channel B | Drives OUTB high when high; used for main switch control in half-bridge or dual-phase topologies. |
| 5 - OUTB | Channel B output driver | 4 A sink/source capable low-side gate driver; rated for −0.3 V to VDD + 0.3 V transient voltage swing. |
| 6 - VDD | Driver supply input | Requires local 4.7 µF MLCC + 100 nF ceramic bypass to PGND; improper decoupling increases rise time and risks device damage. |
| 7 - OUTA | Channel A output driver | 4 A sink/source capable low-side gate driver; electrically identical to OUTB but with inverted input logic. |
| 8 - OTW | Open-drain overtemperature warning | Active-low flag pulled low at ≥120°C; supports wire-OR'ed multi-device thermal monitoring buses without external pull-ups. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-channel parallel operation | INA and INB tied together with OUTA/OUTB paralleled increases total drive current to 8 A and reduces thermal stress per channel. |
| Precision UVLO with hysteresis | 4.2 V turn-on / 3.9 V turn-off (0.3 V hysteresis) prevents erratic startup during marginal supply conditions in 5 V systems. |
| Matched inter-channel propagation delay | ≤2 ns mismatch ensures tight timing alignment between high-side and low-side gate signals in synchronous rectifiers. |
| Thermally enhanced SOIC_N_EP package | Exposed pad and θJA = 59°C/W enable reliable 1 W+ dissipation in compact 5 mm × 6 mm footprint without heatsinks. |
| Robust ESD protection | 3.5 kV HBM rating protects against assembly and handling damage in automated SMT lines. |
Applications
| AC-to-DC SMPS | Synchronous Buck Converter |
|---|---|
Use Scenario: Primary-side active clamp or secondary-side synchronous rectification in 65–300 W offline adapters. IC Role / Device Role / Timing Role: Low-side gate driver for SR MOSFETs, synchronized to controller's gate signal with <2 ns skew to minimize body diode conduction loss. Use Value: 10 ns rise/fall times reduce switching transition losses by >15% vs. legacy 25 ns drivers at 300 kHz, improving full-load efficiency by up to 0.8%. |
Use Scenario: Dual-phase 12 V input → 1.2 V/60 A output VRM for server CPUs or FPGAs. IC Role / Device Role / Timing Role: Dual-channel driver controlling two parallel low-side MOSFETs per phase, with matched delays enabling precise interleaved timing. Use Value: ±4 A peak current per channel sustains 100 A peak gate charge delivery across 4 phases, reducing gate resistance requirements and layout complexity. |
| Motor Drive Half-Bridge | Industrial DC-DC Isolated Converter |
Use Scenario: 24 V/48 V BLDC motor gate drive in HVAC blowers or power tools. IC Role / Device Role / Timing Role: Low-side driver for N-channel half-bridge legs, using INA inversion to generate complementary signals without external inverters. Use Value: Integrated OTW flag triggers MCU-based thermal throttling before MOSFET failure, extending motor driver lifetime under overload conditions. |
Use Scenario: 48 V input → 12 V isolated output telecom brick with synchronous rectification on secondary side. IC Role / Device Role / Timing Role: Dual driver powering two paralleled SR MOSFETs per winding, leveraging SD pin for coordinated shutdown during primary-side fault detection. Use Value: 4.5 V UVLO ensures stable operation during cold-start of 48 V bus with gradual ramp-up, preventing premature enablement of gate drive. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP3624ARDZ-RL | Noninverting inputs on both channels (INA/INB); no inverting capability on Channel A. | Lacks complementary drive mode - unsuitable for synchronous rectifier topologies requiring inverted gate signals. | Select ADP3624ARDZ-RL only when both channels require noninverting logic and no phase inversion is needed. |
| LM5113MMX/NOPB | Higher 1.5 A peak current, 12 ns rise time, 5 V–14 V supply range; no integrated OTW or UVLO hysteresis. | Requires external thermal monitoring and UVLO circuitry; better suited for space-constrained 5 V systems without thermal warning needs. | Choose LM5113MMX/NOPB where board area is critical and thermal protection is handled at system level. |
Compared with ADP3624ARDZ-RL, ADP3625ARDZ-RL adds inverting input flexibility for synchronous rectification, while LM5113MMX/NOPB trades integrated protection for smaller size and lower drive strength - making ADP3625ARDZ-RL optimal for thermally demanding, high-efficiency AC-DC and isolated DC-DC designs requiring autonomous safety features.
Availability
ADP3625ARDZ-RL is available at Aetrix Electronics and suitable for AC-to-DC switch mode power supplies, synchronous buck converters, and motor drive half-bridges requiring stable component supply, RoHS-compliant packaging, and long-term industrial temperature support (−40°C to +85°C).
Supply support for ADP3625ARDZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The ADP362x family was developed specifically for high-frequency, high-reliability power conversion systems - emphasizing fast switching, thermal resilience, and seamless integration with digital PWM controllers in telecom, server, and industrial power supplies.
FAQ
What is the UVLO threshold and hysteresis of ADP3625ARDZ-RL?
The ADP3625ARDZ-RL has a UVLO turn-on threshold of 4.2 V (typical) and turn-off threshold of 3.9 V (typical), resulting in 0.3 V hysteresis. This ensures stable operation during supply ramp-up and prevents oscillation during brown-out events in 5 V-powered systems. The specification is guaranteed across −40°C to +85°C ambient temperature.
Does ADP3625ARDZ-RL support parallel operation of its two output channels?
Yes, ADP3625ARDZ-RL supports parallel operation: connect INA and INB together and tie OUTA and OUTB together to double peak drive current to ±8 A. This configuration reduces thermal stress and improves gate drive margin for high-Qg MOSFETs, though careful PCB layout is required to balance current sharing between channels.
What is the function of the OTW pin on ADP3625ARDZ-RL?
The OTW (Overtemperature Warning) pin on ADP3625ARDZ-RL is an open-drain, active-low output that pulls low when the junction temperature reaches ≥120°C (typical). It remains asserted until temperature falls below 110°C (10°C hysteresis), enabling system-level thermal derating before shutdown occurs at ≥150°C.
Can ADP3625ARDZ-RL drive both N-channel MOSFETs and IGBTs?
Yes, ADP3625ARDZ-RL is specified to drive both enhancement-mode N-channel MOSFETs and insulated gate bipolar transistors (IGBTs). Its ±4 A peak output current and fast 10 ns rise/fall times support high-speed switching of devices with gate charges up to ~150 nC at 300 kHz, as confirmed in Analog Devices' theory-of-operation analysis.
What package type and thermal performance does ADP3625ARDZ-RL use?
ADP3625ARDZ-RL uses the 8-lead SOIC_N_EP (RD-8-4) package with exposed thermal pad. Its JEDEC-standard θJA is 59°C/W on a 4-layer board, enabling >1 W continuous power dissipation with proper PCB copper area. The exposed pad must be soldered to a thermal plane for optimal performance.
ADP3625ARDZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
ADP3625ARDZ-RL FAQ
1.How can I place an order for ADP3625ARDZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3625ARDZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3625ARDZ-RL reliable?
The price and inventory of ADP3625ARDZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3625ARDZ-RL is usually 5 days.
3.What payment methods are accepted for ADP3625ARDZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3625ARDZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3625ARDZ-RL?
ADP3625ARDZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3625ARDZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3625ARDZ-RL?
For technical support, including ADP3625ARDZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3625ARDZ-RL requirements.
6.How does Aetrix verify that ADP3625ARDZ-RL is sourced from the original manufacturer or authorized distributors?
All ADP3625ARDZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3625ARDZ-RL meets industry standards.
7.What is the process for return or replacement of ADP3625ARDZ-RL?
All ADP3625ARDZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with ADP3625ARDZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3625ARDZ-RL part is unused and in its original packaging.
Return procedure for ADP3625ARDZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3625ARDZ-RL Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

