My Inquiry
My Account
Analog Devices Inc. ADP3629ARMZ-R7
- Part No.:
- ADP3629ARMZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ADP3629ARMZ-R7.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,782
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3629ARMZ-R7 from Analog Devices is a dual, high-speed, 2 A low-side MOSFET driver in an 8-lead MSOP package, designed to drive two independent N-channel power MOSFETs with matched propagation delays (≤2 ns), 10 ns typical rise/fall times at 2.2 nF load, and 9.5 V–18 V supply operation. It enables synchronous rectification and motor drive stages requiring fast, reliable gate control under thermal stress.
For engineers reviewing the ADP3629ARMZ-R7 datasheet, ADP3629ARMZ-R7 pinout, ADP3629ARMZ-R7 application, or ADP3629ARMZ-R7 equivalent, key selection criteria include its inverting-input architecture per channel, integrated overtemperature warning (OTW) flag, UVLO with hysteresis, 3.3 V-compatible logic inputs, and industry-standard SOIC_N/MSOP footprint compatibility.
Technical Context
The ADP3629ARMZ-R7 implements dual independent inverting gate drivers with internal temperature sensing, delivering precise overtemperature warning (120°C–150°C threshold) and shutdown (150°C–180°C) via open-drain OTW output. Its SD input features a precision comparator with 240–320 mV hysteresis for redundant overvoltage protection interfacing.
It operates across −40°C to +85°C ambient, supports parallel channel operation to boost drive strength, and uses PGND-referenced outputs optimized for ground-referenced N-MOSFETs - not high-side or half-bridge configurations. Input thresholds (VIH = 2.0 V, VIL = 0.8 V) ensure robust 3.3 V logic compatibility without level shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 9.5 V to 18 V - Enables direct use with 12 V intermediate bus rails common in AC/DC and DC/DC converters. |
| Rise/Fall Time | 10 ns typical at 2.2 nF load - Ensures sub-25 ns switching transitions critical for >1 MHz SMPS designs. |
| Peak Output Current | ±2 A - Sufficient to charge/discharge high-QG MOSFETs (e.g., >100 nC) within nanoseconds. |
| Propagation Delay Matching | ≤2 ns between channels - Minimizes timing skew in dual-phase or interleaved topologies. |
| UVLO Threshold Hysteresis | 1.0 V - Prevents oscillation during brown-out conditions by separating turn-on (8.7 V typ) and turn-off (7.7 V typ) points. |
| Overtemperature Warning | 120°C–150°C threshold, active-low OTW - Provides early system-level thermal fault signaling before shutdown occurs. |
| Input Logic Compatibility | 3.3 V CMOS/TTL - Interfaces directly with digital PWM controllers (e.g., ADP1043, UCD3138) without external level shifters. |
Pinout & Package
ADP3629ARMZ-R7 is housed in an 8-lead Mini Small Outline Package (MSOP, RM-8), 3.0 mm × 3.0 mm body, 0.65 mm lead pitch, with exposed pad for thermal enhancement. Pin 1 identifier located at top-left corner; device marked "L8Q" on top surface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SD) | Shutdown Control Input | Active-high signal disabling both outputs; internal pull-up requires external pull-down for normal operation. |
| 2 (INA) | Inverting Input A | Drives OUTA with inverted logic: high input → low output; enables noninverting gate drive when paired with external inverter. |
| 3 (PGND) | Power Ground | Low-inductance return path for output current; must be connected directly to MOSFET source to minimize shoot-through risk. |
| 4 (INB) | Inverting Input B | Drives OUTB with inverted logic; independent of INA for asynchronous dual-channel control. |
| 5 (OUTB) | Channel B Output | Low-side N-MOSFET gate driver output; ±2 A peak sink/source into capacitive loads up to 2.2 nF. |
| 6 (VDD) | Power Supply | 9.5–18 V bias rail; requires local 4.7 µF ceramic + 100 nF bypass capacitor placed adjacent to pins 6 and 3. |
| 7 (OUTA) | Channel A Output | Low-side N-MOSFET gate driver output; electrically matched to OUTB for timing-critical dual-phase applications. |
| 8 (OTW) | Overtemperature Warning Flag | Open-drain, active-low output; pulled low when die temperature exceeds warning threshold; supports wire-OR'ed multi-device monitoring. |
Key Features
| Feature | Design Value |
|---|---|
| Inverting-input architecture | Enables direct interface with standard PWM controllers that output noninverted signals - OUTA/OUTB follow inverted logic of INA/INB for synchronous rectifier gate timing. |
| Matched propagation delays | ≤2 ns difference between channels ensures precise phase alignment in interleaved converters and dual-motor drives. |
| Dual overtemperature protection | Separate warning (OTW) and shutdown thresholds allow staged thermal response: warning triggers system derating; shutdown halts operation before junction damage. |
| UVLO with hysteresis | Guarantees clean startup/shutdown behavior across varying input rail conditions - prevents erratic output toggling during power ramp-up/down. |
| Industry-standard MSOP/SOIC pinout | Enables drop-in replacement of legacy drivers (e.g., IR2110 variants) without PCB redesign - same pin count and functional assignment as ADP3630ARMZ-R7. |
| 3.3 V logic compatible inputs | Accepts standard microcontroller or DSP GPIO outputs without level translation, reducing BOM count and layout complexity. |
Applications
| AC-to-DC Switch Mode Power Supplies | DC-to-DC Power Supplies |
|---|---|
|
Use Scenario: Used in secondary-side synchronous rectification of LLC resonant converters operating at 300–1000 kHz. IC Role / Device Role / Timing Role: Low-side gate driver controlling two parallel N-MOSFETs replacing Schottky diodes to reduce conduction losses. Use Value: 10 ns rise/fall time minimizes dead-time losses; matched delays prevent cross-conduction; OTW flag enables real-time thermal margin monitoring. |
Use Scenario: Drives high-side and low-side FETs in buck converter stages for telecom POL modules (12 V input, 1 V/100 A output). IC Role / Device Role / Timing Role: Dual-channel driver configured in parallel mode (per ADP3629 datasheet Figure 25) to deliver >3 A peak gate current. Use Value: Parallel operation reduces per-channel power dissipation; UVLO hysteresis ensures stable startup under varying input voltage transients. |
| Synchronous Rectification | Motor Drives |
|
Use Scenario: Controls back-to-back N-MOSFETs in bidirectional DC-DC isolation stages for battery energy storage systems. IC Role / Device Role / Timing Role: Inverting-input configuration allows direct connection to isolated gate driver ICs (e.g., Si823x) with complementary output polarity. Use Value: Precise SD comparator thresholds enable redundant overvoltage shutdown independent of main controller, improving system safety compliance. |
Use Scenario: Gate driving dual half-bridge legs in 24 V BLDC motor inverters for industrial automation. IC Role / Device Role / Timing Role: Two independent inverting drivers manage upper and lower FETs per leg, with OTW flag feeding into MCU thermal management firmware. Use Value: 120–150°C OTW threshold provides early warning before MOSFET Rds(on) degradation; matched delays ensure balanced PWM edge alignment across phases. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP3630ARMZ-R7 | Noninverting-input architecture per channel (INA/INB drive OUTA/OUTB directly); identical pinout, specs, and thermal protection. | Better suited for direct PWM controller interfaces where output polarity must match input polarity (e.g., TI UCC272xx-based designs). | Select ADP3630ARMZ-R7 when noninverting logic simplifies gate drive timing; ADP3629ARMZ-R7 remains optimal for synchronous rectifier topologies requiring inverted control. |
| LM5112MMX/NOPB | Higher 4 A peak current, wider 4.5–14 V supply range, no OTW flag or SD comparator; MSOP-8 package with different pinout (no PGND pin at position 3). | Lacks integrated thermal warning and precise shutdown - requires external circuitry for comparable protection functionality. | Choose LM5112MMX/NOPB only when higher peak current is mandatory and thermal monitoring is handled externally; ADP3629ARMZ-R7 offers superior system-level protection integration. |
Compared with ADP3630ARMZ-R7, ADP3629ARMZ-R7 provides inverted logic for synchronous rectifier timing alignment without external inverters; compared with LM5112MMX/NOPB, it delivers integrated thermal warning and UVLO hysteresis - reducing component count and improving functional safety in regulated power systems.
Availability
ADP3629ARMZ-R7 is available at Aetrix Electronics and suitable for AC-to-DC switch mode power supplies, DC-to-DC power supplies, and motor drives requiring stable component supply, RoHS-compliant packaging, and guaranteed long-term availability for industrial OEM programs.
Supply support for ADP3629ARMZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and power management markets since 1965.
The ADP3629ARMZ-R7 belongs to Analog Devices' high-speed power driver product line, engineered specifically for efficiency-critical, thermally constrained switching power applications demanding fast, reliable, and protected MOSFET gate control.
FAQ
What is the logic polarity of the ADP3629ARMZ-R7 inputs and outputs?
The ADP3629ARMZ-R7 features inverting-input architecture: a high signal on INA forces OUTA low, and a high signal on INB forces OUTB low. This polarity is optimized for synchronous rectifier control where gate drive must be opposite the primary-side PWM signal. The ADP3629ARMZ-R7 does not support noninverting operation without external inversion circuitry.
Does the ADP3629ARMZ-R7 support parallel operation of its two output channels?
Yes, the ADP3629ARMZ-R7 supports parallel operation of OUTA and OUTB to increase total peak drive current beyond ±2 A per channel. As documented in the datasheet Figure 25, this requires connecting INA and INB together and tying OUTA/OUTB to a common gate node. Layout symmetry and trace matching are essential to ensure balanced current sharing between channels in the ADP3629ARMZ-R7.
What is the function of the OTW pin on the ADP3629ARMZ-R7?
The OTW (Overtemperature Warning) pin on the ADP3629ARMZ-R7 is an open-drain, active-low output that asserts when the silicon die temperature reaches 120°C–150°C. It remains asserted until temperature falls below the hysteresis threshold (~110°C). This signal can be monitored by a host MCU to initiate thermal derating, fan control, or graceful shutdown - providing actionable insight before the ADP3629ARMZ-R7 enters overtemperature shutdown at 150°C–180°C.
Can the ADP3629ARMZ-R7 drive high-side N-channel MOSFETs?
No, the ADP3629ARMZ-R7 is strictly a low-side gate driver with outputs referenced to PGND. It lacks a floating high-side supply or level-shifting circuitry required for high-side N-MOSFET drive. Attempting to use the ADP3629ARMZ-R7 for high-side applications will result in incorrect gate biasing and potential device failure. For high-side drive, consider dedicated bootstrap or isolated gate drivers instead of the ADP3629ARMZ-R7.
What decoupling capacitance is recommended for the VDD pin of the ADP3629ARMZ-R7?
Analog Devices specifies a minimum 4.7 µF low-ESR ceramic capacitor placed directly between VDD (pin 6) and PGND (pin 3), supplemented by a 100 nF ceramic capacitor in parallel. These must be mounted with minimal trace length - ideally <2 mm - to suppress high-frequency noise and supply transients. Improper decoupling degrades rise/fall times and risks inductive voltage spikes on the ADP3629ARMZ-R7 outputs, potentially damaging connected MOSFETs.
ADP3629ARMZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 9.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 2A, 2A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
ADP3629ARMZ-R7 FAQ
1.How can I place an order for ADP3629ARMZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3629ARMZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3629ARMZ-R7 reliable?
The price and inventory of ADP3629ARMZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3629ARMZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP3629ARMZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3629ARMZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3629ARMZ-R7?
ADP3629ARMZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3629ARMZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3629ARMZ-R7?
For technical support, including ADP3629ARMZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3629ARMZ-R7 requirements.
6.How does Aetrix verify that ADP3629ARMZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP3629ARMZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3629ARMZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP3629ARMZ-R7?
All ADP3629ARMZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP3629ARMZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3629ARMZ-R7 part is unused and in its original packaging.
Return procedure for ADP3629ARMZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3629ARMZ-R7 Tags
-
ZXGD3009E6TA
Diodes Incorporated
-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments
-
MCP1416T-E/OT
Microchip Technology
-
MCP1402T-E/OT
Microchip Technology
-
MCP1415T-E/OT
Microchip Technology
-
MCP1401T-E/OT
Microchip Technology
-
IX4428NTR
Littelfuse Inc.
-
IRS2005STRPBF
Infineon Technologies
-
IRS2008STRPBF
Infineon Technologies
-
IX4310TTR
Littelfuse Inc.
-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
