My Inquiry
My Account
Analog Devices Inc. ADP3629ARZ-R7
- Part No.:
- ADP3629ARZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADP3629ARZ-R7.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,711
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3629ARZ-R7 from Analog Devices is a dual, high-speed, 2 A low-side MOSFET driver in an 8-lead SOIC_N package, designed to drive two independent N-channel power MOSFETs. It operates from 9.5 V to 18 V supply, delivers 10 ns typical rise/fall times at 2.2 nF load, and features matched propagation delays (≤2 ns mismatch) for synchronous switching in AC/DC and DC/DC power supplies.
For engineers reviewing the ADP3629ARZ-R7 datasheet, ADP3629ARZ-R7 pinout, ADP3629ARZ-R7 application, or ADP3629ARZ-R7 equivalent, key selection criteria include its 3.3 V-compatible inputs, precise SD shutdown comparator (1.28 V typ threshold), overtemperature warning flag (OTW), UVLO with hysteresis, and parallel operation capability for increased drive strength.
Technical Context
The ADP3629ARZ-R7 implements dual noninverting gate drivers with internal thermal sensing and two-tier overtemperature protection: OTW active-low warning at 135°C typ and shutdown at 165°C typ. Its SD input uses a precision comparator with 280 mV hysteresis to enable redundant overvoltage or overcurrent fault response independent of the main controller.
It supports 3.3 V logic-level inputs while operating from a higher 12 V supply, enabling clean interface between digital PWM controllers and high-voltage power stages. The device includes internal pull-downs on INA/INB inputs and an internal pull-up on SD, ensuring defined states during floating conditions or startup.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 9.5 V to 18 V - enables compatibility with both analog and digital PWM controllers using separate low- and high-voltage rails. |
| Rise/Fall Time | 10 ns typical at 2.2 nF load - ensures fast MOSFET turn-on/turn-off to minimize switching losses in high-frequency SMPS. |
| Peak Output Current | ±2 A - provides sufficient gate charge current to drive high-QG MOSFETs (e.g., >100 nC) at 100+ kHz without external buffers. |
| Propagation Delay Match | ≤2 ns between channels - critical for minimizing shoot-through risk in synchronous rectification and half-bridge topologies. |
| UVLO Threshold | 8.7 V turn-on / 7.7 V turn-off with 1.0 V hysteresis - guarantees safe startup/shutdown sequencing and prevents erratic operation near supply brownout. |
| SD Input Threshold | 1.28 V typical high threshold with 280 mV hysteresis - allows direct connection to scaled feedback signals for reliable OVP/OCP fault detection. |
| OTW Output | Open-drain, active-low flag - supports wire-OR'd thermal monitoring across multiple drivers in multi-phase systems. |
Pinout & Package
ADP3629ARZ-R7 is housed in an 8-lead SOIC_N (R-8) package per JEDEC MS-012-AA, with 1.27 mm lead pitch and exposed pad not present. Thermal resistance θJA is 110.6°C/W on a 4-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SD | Active-high shutdown input | Disables both outputs when high; internal pull-up requires external pull-down for normal operation; precision comparator enables fault-triggered system shutdown. |
| 2 - INA | Inverting input for Channel A | Drives OUTA inverted relative to signal; internal pull-down ensures MOSFET stays off if unconnected. |
| 3 - PGND | Power ground reference | Must be connected directly to MOSFET source to minimize ground bounce and ensure accurate gate drive referencing. |
| 4 - INB | Inverting input for Channel B | Drives OUTB inverted; identical behavior to INA for dual-channel symmetry in synchronous rectifier control. |
| 5 - OUTB | Channel B low-side output | Sinks or sources up to ±2 A; internally biased to VDD/PGND; held low during shutdown or UVLO. |
| 6 - VDD | Positive supply input | Requires local 4.7 µF ceramic + 100 nF bypass capacitor close to pin to suppress switching noise and supply peak currents. |
| 7 - OUTA | Channel A low-side output | Functionally identical to OUTB; matched delay and drive strength enable precise timing-critical applications. |
| 8 - OTW | Overtemperature warning flag | Open-drain output pulled low when die temperature exceeds 135°C; can be tied to microcontroller interrupt or system fault bus. |
Key Features
| Feature | Design Value |
|---|---|
| Dual noninverting/inverting input options | ADP3629ARZ-R7 supports inverting inputs on both channels (INA/INB), enabling direct replacement in legacy synchronous rectifier designs requiring inverted gate drive logic. |
| Matched channel propagation delays | ≤2 ns inter-channel delay mismatch ensures tight timing alignment between OUTA and OUTB, reducing dead-time uncertainty in half-bridge configurations. |
| Integrated overtemperature protection | Two-stage thermal management: OTW flag at 135°C typ warns before shutdown at 165°C typ, allowing firmware-controlled graceful derating prior to hard cutoff. |
| 3.3 V logic-compatible inputs | Accepts standard 3.3 V CMOS/TTL levels while powered from 12 V–15 V rail - eliminates level-shifter requirements in mixed-voltage digital power systems. |
| Industry-standard SOIC_N footprint | Pinout matches legacy drivers (e.g., IR2110 family variants), enabling drop-in upgrade path with enhanced speed, thermal safety, and fault reporting. |
Applications
| AC/DC Power Supply | DC/DC Converter |
|---|---|
Use Scenario: Primary-side active clamp or secondary-side synchronous rectification in 65–300 W offline adapters. IC Role / Device Role / Timing Role: Low-side gate driver controlling N-channel MOSFETs in LLC resonant or flyback topologies with precise timing and fast transient response. Use Value: 10 ns rise time and matched delays reduce conduction overlap loss by >15% versus older 25 ns drivers, improving full-load efficiency by 0.4–0.6%. | Use Scenario: Point-of-load (POL) converters in telecom and server boards requiring high-density, high-efficiency 12 V–1 V conversion. IC Role / Device Role / Timing Role: Dual-channel driver for multiphase buck converter upper/lower FETs, leveraging parallel operation mode to drive high-QG GaN devices. Use Value: Parallel operation of OUTA/OUTB doubles effective drive strength (4 A peak), enabling <5 ns gate charging for 500 V GaN FETs with QG = 25 nC at 1 MHz. |
| Synchronous Rectification | Motor Drive Half-Bridge |
Use Scenario: Secondary-side rectification in isolated DC/DC modules for industrial PLCs and medical power supplies. IC Role / Device Role / Timing Role: Inverting-input driver synchronizing with primary-side controller via isolated feedback, minimizing body-diode conduction loss. Use Value: Precise UVLO hysteresis (1.0 V) prevents erratic turn-on during input voltage ramp-up, eliminating output voltage overshoot during cold start. | Use Scenario: 24 V BLDC motor drives in HVAC actuators and robotic joints where compact size and thermal reliability are critical. IC Role / Device Role / Timing Role: Low-side driver for half-bridge leg, interfacing with Hall-effect or encoder-based commutation logic. Use Value: OTW flag feeds real-time thermal status to MCU, enabling dynamic PWM duty cycle reduction before junction temperature reaches 150°C shutdown limit. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP3630ARZ-R7 | Noninverting inputs on both channels (INA/INB); otherwise identical specs, pinout, and package. | Better suited for new designs using standard noninverted PWM signals; requires no logic inversion in controller firmware. | Select ADP3630ARZ-R7 when driving standard PWM outputs without external inverters; ADP3629ARZ-R7 remains optimal for legacy sync-rectifier layouts. |
| LM5112MG/NOPB | Higher 4 A peak current, faster 8 ns rise time, but no OTW flag or SD comparator; SOIC-8 package with different pinout. | Lacks integrated thermal warning and precision shutdown - requires external circuitry for fault handling in safety-critical systems. | Choose LM5112MG/NOPB only when maximum drive strength and speed outweigh need for on-chip protection features and pin compatibility. |
Compared with ADP3629ARZ-R7, ADP3630ARZ-R7 offers identical performance with noninverting inputs for simplified controller interface, while LM5112MG/NOPB trades integrated protection for raw speed and current - making ADP3629ARZ-R7 the balanced choice for thermally aware, fault-resilient power designs.
Availability
ADP3629ARZ-R7 is available at Aetrix Electronics and suitable for AC/DC switch mode power supplies, DC/DC converters, and synchronous rectification applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant sourcing.
Supply support for ADP3629ARZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADP36xx family was engineered specifically for high-efficiency, high-reliability power conversion systems - delivering robust gate drive, integrated thermal monitoring, and fault resilience in compact SOIC and MSOP packages.
FAQ
What is the function of the OTW pin on the ADP3629ARZ-R7?
The OTW (Overtemperature Warning) pin on the ADP3629ARZ-R7 is an open-drain, active-low output that asserts when the IC's junction temperature exceeds 135°C (typ). It remains asserted until temperature falls below 125°C (135°C − 10°C hysteresis), providing early thermal fault indication before shutdown occurs at 165°C. This signal can be monitored by a host microcontroller to initiate derating or alarm functions. The ADP3629ARZ-R7 uses this pin to enhance system-level thermal management without requiring external sensors.
Can the ADP3629ARZ-R7 drive both N-channel MOSFETs in a synchronous buck converter?
Yes, the ADP3629ARZ-R7 is explicitly designed to drive two independent N-channel MOSFETs in low-side configurations such as synchronous buck converters. Its dual 2 A peak sink/source outputs (OUTA and OUTB), matched propagation delays (≤2 ns), and 10 ns typical rise/fall times ensure precise, high-speed switching with minimal shoot-through risk. The ADP3629ARZ-R7 supports inverting inputs, allowing direct interface with controllers that output complementary PWM signals for high-side and low-side FETs in discrete half-bridge implementations.
Does the ADP3629ARZ-R7 require external pull-up or pull-down resistors on its inputs?
The ADP3629ARZ-R7 has an internal pull-up on the SD pin and internal pull-downs on INA and INB pins. Therefore, no external pull-downs are needed on INA/INB - they default to logic low when unconnected, keeping associated MOSFETs off. However, because SD is active-high and internally pulled up, an external pull-down resistor (typically 10 kΩ) is required to enable normal operation unless driven actively low by a controller. The ADP3629ARZ-R7's input structure eliminates floating-state risks while minimizing external component count.
How does the UVLO feature of the ADP3629ARZ-R7 improve system reliability?
The ADP3629ARZ-R7 incorporates under-voltage lockout (UVLO) with 8.7 V turn-on and 7.7 V turn-off thresholds plus 1.0 V hysteresis. This prevents erratic output behavior during power-up, brownout, or supply sag by disabling outputs until VDD stabilizes above 8.7 V, and holding disable state until VDD recovers above 7.7 V. The hysteresis avoids oscillation near threshold, ensuring clean startup and shutdown sequencing. For systems using split-rail controllers (e.g., 3.3 V logic + 12 V gate drive), this UVLO protects against partial-enable conditions that could damage power MOSFETs - a core reliability feature of the ADP3629ARZ-R7.
Is the ADP3629ARZ-R7 pin-compatible with other drivers in the ADP36xx family?
Yes, the ADP3629ARZ-R7 shares identical 8-lead SOIC_N (R-8) pinout and footprint with ADP3630ARZ-R7 and ADP3631ARZ-R7, enabling direct PCB-level substitution. All three variants use the same pin configuration shown in Figure 7 of the datasheet: SD/INA/PGND/INB/OUTB/VDD/OUTA/OTW. Functional differences lie only in input logic polarity (inverting vs. noninverting) and are electrically transparent at the package level. This pin compatibility simplifies design reuse and inventory consolidation across projects using the ADP3629ARZ-R7, ADP3630ARZ-R7, or ADP3631ARZ-R7.
ADP3629ARZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 9.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 2A, 2A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
ADP3629ARZ-R7 FAQ
1.How can I place an order for ADP3629ARZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3629ARZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3629ARZ-R7 reliable?
The price and inventory of ADP3629ARZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3629ARZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP3629ARZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3629ARZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3629ARZ-R7?
ADP3629ARZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3629ARZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3629ARZ-R7?
For technical support, including ADP3629ARZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3629ARZ-R7 requirements.
6.How does Aetrix verify that ADP3629ARZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP3629ARZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3629ARZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP3629ARZ-R7?
All ADP3629ARZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP3629ARZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3629ARZ-R7 part is unused and in its original packaging.
Return procedure for ADP3629ARZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3629ARZ-R7 Tags
-
ZXGD3009E6TA
Diodes Incorporated
-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments
-
MCP1416T-E/OT
Microchip Technology
-
MCP1402T-E/OT
Microchip Technology
-
MCP1415T-E/OT
Microchip Technology
-
MCP1401T-E/OT
Microchip Technology
-
IX4428NTR
Littelfuse Inc.
-
IRS2005STRPBF
Infineon Technologies
-
IRS2008STRPBF
Infineon Technologies
-
IX4310TTR
Littelfuse Inc.
-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
