Analog Devices Inc. ADP3631ARMZ-R7
- Part No.:
- ADP3631ARMZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ADP3631ARMZ-R7.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:785
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3631ARMZ-R7 from Analog Devices is a dual, high-speed, 2 A low-side MOSFET driver in an 8-lead MSOP package, designed to drive two independent N-channel power MOSFETs. It operates from 9.5 V to 18 V supply, delivers 10 ns typical rise/fall times at 2.2 nF load, and features matched propagation delays (≤2 ns mismatch) for synchronous rectification in DC-to-DC converters.
For engineers reviewing the ADP3631ARMZ-R7 datasheet, ADP3631ARMZ-R7 pinout, ADP3631ARMZ-R7 application, or ADP3631ARMZ-R7 equivalent, key selection criteria include its 3.3 V-compatible inputs, precise SD shutdown comparator (1.28 V typ threshold), overtemperature warning flag (OTW), UVLO with hysteresis, and parallel operation capability for enhanced drive strength.
Technical Context
The ADP3631ARMZ-R7 implements dual noninverting/inverting input logic per channel: INA is inverting for Channel A, INB is noninverting for Channel B - enabling flexible gate control topologies including half-bridge complementary drive. Its internal temperature sensor provides two-tier thermal protection: OTW active-low warning at 135°C typ and shutdown at 165°C typ, both with defined hysteresis.
UVLO ensures safe startup/shutdown with turn-on at 8.7 V typ and turn-off at 7.7 V typ (1.0 V hysteresis). The SD pin uses a precision comparator with 280 mV typ hysteresis, supporting slow-rising fault signals like scaled output voltage for redundant OVP/OCP - distinct from the ADP3629/ADP3630 variants which differ in input polarity configuration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 9.5 V to 18 V - supports wide-input industrial and telecom power rails; enables compatibility with both analog and digital PWM controllers. |
| Rise/Fall Time | 10 ns typical at 2.2 nF load - ensures fast switching transitions critical for >1 MHz DC-DC operation and reduced switching losses. |
| Peak Output Current | ±2 A - sufficient to charge/discharge high-QG MOSFETs (e.g., >100 nC) within nanosecond-scale timing budgets. |
| Propagation Delay Match | ≤2 ns between channels - maintains precise timing alignment essential for synchronous rectifier dead-time control and phase-shifted topologies. |
| SD Threshold Accuracy | 1.28 V ±0.05 V with 280 mV hysteresis - enables reliable, noise-immune fault detection without external comparators. |
| Overtemperature Warning | 135°C typical (120–150°C range) - provides early thermal margin indication before shutdown, allowing system-level derating or fan control. |
| Operating Ambient Range | −40°C to +85°C - qualified for industrial and automotive under-hood auxiliary power applications. |
Pinout & Package
ADP3631ARMZ-R7 is housed in an 8-lead Mini Small Outline Package (MSOP, RM-8), 3.0 mm × 3.0 mm footprint, 0.65 mm pitch, with exposed pad for thermal enhancement. Pin 1 is marked by a dot; device orientation follows JEDEC MO-187-AA standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SD) | Shutdown Input | Active-high precision comparator input; pulls OUTA/OUTB low when asserted; internal pull-up requires external pull-down for normal operation. |
| 2 (INA) | Inverting Input A | Complements INB logic: high on INA forces OUTA low - used for asymmetric drive or level-shifting interface in half-bridge configurations. |
| 3 (PGND) | Power Ground | Low-inductance return path for output current; must be connected directly to MOSFET source to minimize shoot-through risk. |
| 4 (INB) | Noninverting Input B | Direct logic mapping: high on INB drives OUTB high - enables standard gate drive for synchronous rectifier or dual low-side control. |
| 5 (OUTB) | Channel B Output | 2 A peak sink/source driver output; internally biased to PGND when disabled; withstands −2 V transient on turn-off. |
| 6 (VDD) | Power Supply | 9.5–18 V input; requires local 4.7 µF MLCC + 100 nF ceramic bypass to PGND to suppress switching noise and prevent VDD rail collapse. |
| 7 (OUTA) | Channel A Output | 2 A peak sink/source driver output; identical electrical specs to OUTB; supports parallel operation with OUTB when configured per Figure 25. |
| 8 (OTW) | Overtemperature Warning | Open-drain, active-low flag; wire-OR capable; sinks ≥500 µA at 0.4 V - interfaces directly with microcontroller GPIO or supervisor IC. |
Key Features
| Feature | Design Value |
|---|---|
| Industry-standard SOIC/MSOP pinout | Enables drop-in replacement of legacy drivers (e.g., IR2110 family) without PCB redesign - verified across ADP3629/30/31 variants. |
| Precise SD shutdown comparator | 1.28 V threshold with 280 mV hysteresis allows direct connection to resistor-divided output voltage for redundant overvoltage protection. |
| Matched propagation delays | ≤2 ns inter-channel delay mismatch ensures tight timing control in multi-phase or interleaved converter designs. |
| UVLO with hysteresis | 8.7 V turn-on / 7.7 V turn-off (1.0 V hysteresis) prevents oscillatory startup during brownout conditions. |
| Overtemperature warning & shutdown | Dual thermal thresholds (135°C warning / 165°C shutdown) provide staged response - warning enables firmware-controlled throttling before hard shutdown. |
Applications
| AC-to-DC SMPS | DC-to-DC Converters |
|---|---|
Use Scenario: Primary-side active clamp flyback or LLC resonant converter with synchronous rectification on secondary side. IC Role / Device Role / Timing Role: Low-side gate driver for dual N-channel SR FETs; provides matched timing to minimize body diode conduction loss. Use Value: 10 ns rise time and ≤2 ns delay matching reduce crossover loss by >15% vs. discrete transistor drivers at 500 kHz switching frequency. | Use Scenario: High-efficiency 48 V–12 V intermediate bus converter using dual-phase interleaved buck topology. IC Role / Device Role / Timing Role: Dual-channel driver controlling two parallel low-side switches per phase; SD pin tied to controller's FAULT signal for cycle-by-cycle shutdown. Use Value: ±2 A peak current sustains 100 A peak load current with <5 ns gate delay skew, maintaining phase balance and reducing output ripple. |
| Synchronous Rectification | Motor Drives |
Use Scenario: Isolated 12 V–3.3 V PoL converter in server VRM delivering >100 A to CPU core. IC Role / Device Role / Timing Role: Gate driver for paralleled N-channel MOSFETs in synchronous buck stage; OTW pin feeds thermal telemetry to PMBus controller. Use Value: OTW flag enables dynamic frequency scaling before junction temperature reaches 150°C, extending reliability beyond 10-year field life. | Use Scenario: 24 V BLDC motor controller with six-step commutation and regenerative braking. IC Role / Device Role / Timing Role: Low-side driver for three half-bridge legs; INA/INB polarity flexibility supports both high-side referenced and ground-referenced gate drive schemes. Use Value: 3.3 V-compatible inputs interface directly with MCU GPIOs without level shifters, reducing BOM count and layout area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP3630ARMZ-R7 | Both inputs noninverting (INA/INB); no inverting input on Channel A - lacks polarity flexibility of ADP3631ARMZ-R7. | Best suited for symmetric dual low-side control where both channels require identical logic mapping. | Select ADP3630ARMZ-R7 only when inverting input functionality is unnecessary and cost optimization is prioritized. |
| LM5113MMX/NOPB | Higher 4 A peak current, wider 4.5–100 V supply range, but no OTW flag or SD comparator - requires external thermal monitoring circuitry. | Preferred for high-voltage industrial motor drives (>48 V bus) where extended supply range outweighs integrated thermal warning. | Choose LM5113MMX/NOPB when driving GaN FETs or operating above 18 V; retain ADP3631ARMZ-R7 for thermally constrained, digitally managed DC-DC systems. |
Compared with ADP3630ARMZ-R7, ADP3631ARMZ-R7 offers inverting input capability on Channel A for asymmetric control, while LM5113MMX/NOPB trades integrated thermal intelligence for higher voltage/current headroom - making ADP3631ARMZ-R7 optimal for compact, thermally aware 12–18 V synchronous rectifier designs.
Availability
ADP3631ARMZ-R7 is available at Aetrix Electronics and suitable for AC-to-DC switch mode power supplies, DC-to-DC power supplies, and synchronous rectification circuits requiring stable component supply, consistent parametric performance, and long-term industrial lifecycle support.
Supply support for ADP3631ARMZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADP36xx series was developed specifically for high-frequency, high-reliability power conversion systems - emphasizing precise timing control, robust thermal management, and seamless integration with digital power controllers.
FAQ
What is the function of the OTW pin on the ADP3631ARMZ-R7?
The OTW (Overtemperature Warning) pin on the ADP3631ARMZ-R7 is an open-drain, active-low output that asserts when the die temperature reaches 135°C typical. It sinks ≥500 µA at 0.4 V and is designed for wire-OR connection to shared thermal warning buses. This signal enables system-level thermal derating before reaching the 165°C shutdown threshold, and is fully documented in Figures 6 and 23 of the ADP3631ARMZ-R7 datasheet Rev. 0.
Does the ADP3631ARMZ-R7 support parallel operation of its two output channels?
Yes, the ADP3631ARMZ-R7 supports parallel operation of OUTA and OUTB to increase effective drive strength and reduce thermal stress - though this configuration is explicitly validated only for the ADP3630 variant in Figure 25. For ADP3631ARMZ-R7, parallel use requires careful PCB layout to ensure balanced current sharing, and is limited by its specific input polarity (INA inverting, INB noninverting), necessitating external logic inversion if symmetric drive is required.
What is the recommended bypass capacitor for the VDD pin of the ADP3631ARMZ-R7?
The ADP3631ARMZ-R7 requires a minimum 4.7 µF low-ESR ceramic capacitor (MLCC) placed directly between VDD and PGND, supplemented by a 100 nF ceramic capacitor in parallel for high-frequency decoupling. Per Figure 20 and Section "Supply Capacitor Selection", both capacitors must be located within 2 mm of the VDD/PGND pins to prevent resonance, excessive rise times, or inductive overvoltage damage - especially critical given the 2 A peak output current.
How does the SD pin functionality differ between ADP3631ARMZ-R7 and ADP3629ARMZ-R7?
The SD pin functions identically across ADP3629/ADP3630/ADP3631 - all feature an active-high shutdown input with a precision comparator (1.28 V typ threshold, 280 mV hysteresis) and internal pull-up. However, ADP3629ARMZ-R7 has inverting inputs on both channels (INA and INB), whereas ADP3631ARMZ-R7 has inverting INA and noninverting INB - meaning SD behavior is identical, but channel-level logic interaction differs based on input configuration.
Is the ADP3631ARMZ-R7 RoHS compliant and lead-free?
Yes, the ADP3631ARMZ-R7 is RoHS compliant and lead-free. As indicated in the Ordering Guide (Page 14), the "R7" suffix denotes tape-and-reel packaging, and the "Z" in alternate part numbers (e.g., ADP3631ARZ-R7) explicitly denotes RoHS compliance. The ADP3631ARMZ-R7 uses matte tin lead finish and meets JEDEC J-STD-020 moisture sensitivity level 1 (MSL-1) requirements.
ADP3631ARMZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 9.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 2A, 2A
- Input Type:
- Inverting, Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
ADP3631ARMZ-R7 FAQ
1.How can I place an order for ADP3631ARMZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3631ARMZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3631ARMZ-R7 reliable?
The price and inventory of ADP3631ARMZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3631ARMZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP3631ARMZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3631ARMZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3631ARMZ-R7?
ADP3631ARMZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3631ARMZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3631ARMZ-R7?
For technical support, including ADP3631ARMZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3631ARMZ-R7 requirements.
6.How does Aetrix verify that ADP3631ARMZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP3631ARMZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3631ARMZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP3631ARMZ-R7?
All ADP3631ARMZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP3631ARMZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3631ARMZ-R7 part is unused and in its original packaging.
Return procedure for ADP3631ARMZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3631ARMZ-R7 Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

