Analog Devices Inc. ADP3654ARDZ
- Part No.:
- ADP3654ARDZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
ADP3654ARDZ.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,772
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3654ARDZ from Analog Devices is a high-speed dual low-side MOSFET driver IC designed to independently drive two N-channel power MOSFETs in switching power stages. It delivers 4 A peak source/sink current, 10 ns typical rise/fall time (2.2 nF load), and matched propagation delays (≤2 ns), operating from 4.5 V to 18 V supply across −40°C to +125°C. It enables efficient synchronous rectification in AC/DC and DC/DC converters.
For engineers reviewing the ADP3654ARDZ datasheet, ADP3654ARDZ pinout, ADP3654ARDZ application, or ADP3654ARDZ equivalent, key selection criteria include UVLO threshold (4.2 V typ), 3.3 V-compatible logic inputs, thermally enhanced SOIC_N_EP package with exposed pad, parallel operation capability, and precise channel-to-channel timing matching for high-frequency power stage control.
Technical Context
The ADP3654ARDZ integrates two independent low-side gate drivers with internal pull-downs on INA/INB inputs, ensuring MOSFETs remain off during floating input conditions. Its UVLO comparator features 0.3 V hysteresis (VUVLO_ON = 4.2 V, VUVLO_OFF = 3.9 V) for robust startup/shutdown sequencing when interfaced with low-voltage digital controllers.
Each output channel provides symmetrical 4 A peak sourcing and sinking capability into capacitive loads, with propagation delays tD1 = 14 ns (rising) and tD2 = 22 ns (falling) at 12 V and 2.2 nF. The matched delay between channels (≤2 ns) supports tightly synchronized dual-switch topologies like interleaved buck or synchronous rectifier pairs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 18 V - supports wide-range biasing from digital controller rails (e.g., 5 V, 12 V) without level-shifting. |
| Peak Output Current | ±4 A - drives large gate charges (e.g., >100 nC) at high dV/dt, enabling fast turn-on/turn-off of high-current MOSFETs. |
| Rise/Fall Time | 10 ns typ (2.2 nF) - minimizes switching losses in >500 kHz SMPS designs by reducing transition time. |
| Propagation Delay Matching | ≤2 ns - ensures simultaneous switching of dual-phase or paralleled outputs, critical for current-sharing accuracy. |
| UVLO Threshold | 4.2 V (on), 3.9 V (off) with 0.3 V hysteresis - prevents erratic operation during brown-out or soft-start sequences. |
| Input Logic Compatibility | 3.3 V CMOS/TTL - interfaces directly with modern digital PWM controllers (e.g., ADP1055, UCD3138) without external buffers. |
| Operating Temperature | −40°C to +125°C junction - qualified for industrial and automotive under-hood power conversion applications. |
Pinout & Package
The ADP3654ARDZ is housed in an 8-lead SOIC_N_EP (RD-8-4) package with exposed thermal pad (EPAD), optimized for PCB heat dissipation and high-current switching. Pin 1 and Pin 8 are NC; Pin 3 is PGND (power ground); EPAD must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| INA | Channel A digital input | 3.3 V–compatible logic signal controlling OUTA; internal pull-down ensures safe default-OFF state. |
| INB | Channel B digital input | Independent logic input for OUTB; identical electrical specs to INA for matched timing behavior. |
| PGND | Power ground reference | Low-inductance return path for OUTA/OUTB sink currents; must connect directly to MOSFET source nodes. |
| VDD | Driver supply rail | 4.5–18 V input; requires local 4.7 µF MLCC + 100 nF ceramic bypass to suppress switching noise. |
| OUTA / OUTB | Low-side gate drive outputs | Push-pull outputs capable of ±4 A; designed for direct connection to N-MOSFET gates referenced to PGND. |
| EPAD | Thermal & electrical ground | Exposed copper pad tied to die substrate; must be soldered to PCB ground plane for θJA = 59°C/W performance. |
Key Features
| Feature | Design Value |
|---|---|
| Industry-standard pinout | SOIC-8 footprint compatibility enables drop-in replacement of legacy drivers (e.g., ADP3623, TC4427) without PCB redesign. |
| Dual-channel parallel operation | INA/INB and OUTA/OUTB can be wired in parallel to double peak current (8 A) and halve thermal load per channel. |
| Precise UVLO with hysteresis | Guarantees clean enable/disable sequencing between low-voltage controller and high-voltage power stage, preventing shoot-through. |
| Matched propagation delays | ≤2 ns inter-channel skew enables accurate phase alignment in interleaved or synchronous rectifier configurations. |
| Thermally enhanced SOIC_N_EP | Exposed pad reduces junction-to-board thermal resistance to 59°C/W (JEDEC 4-layer), supporting >1 W continuous dissipation. |
Applications
| AC/DC Power Supplies | DC/DC Converters |
|---|---|
Use Scenario: High-efficiency 80 PLUS Titanium server PSUs using active clamp forward or LLC resonant topologies. IC Role / Device Role / Timing Role: Dual low-side driver for synchronous rectifier MOSFETs in secondary-side rectification, replacing Schottky diodes. Use Value: Enables <100 mV conduction loss at 60 A, reducing secondary-side losses by >40% vs. diode rectification. | Use Scenario: Multiphase buck regulators powering AI accelerators or FPGAs with >300 A load current. IC Role / Device Role / Timing Role: Per-phase gate driver for high-side and low-side N-MOSFETs in interleaved buck cells (paired with bootstrap or isolated bias). Use Value: 10 ns rise/fall times support >1 MHz switching, shrinking output filter size while maintaining <1% duty cycle error across phases. |
| Synchronous Rectification | Motor Drives |
Use Scenario: Isolated DC/DC modules for telecom base stations requiring >95% efficiency at 48 V input. IC Role / Device Role / Timing Role: Dual-channel driver controlling synchronous rectifiers in center-tapped or full-wave secondary windings. Use Value: Matched propagation delays ensure zero dead-time overlap, eliminating reverse recovery losses in SiC-based designs. | Use Scenario: 3-phase BLDC inverters for industrial pumps with field-oriented control (FOC) at 20 kHz PWM. IC Role / Device Role / Timing Role: Low-side driver for three half-bridge legs (using two ADP3654ARDZ devices per inverter). Use Value: 4 A peak current sustains fast gate charging of 1200 V Si IGBTs with QG > 200 nC, enabling <1 µs turn-on with <50 ns jitter. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP3624ARDZ | Lower peak current (2 A), no UVLO hysteresis, same SOIC_N_EP package. | Targeted at lower-power (<100 W) flyback or half-bridge converters where gate charge is <50 nC. | Select ADP3624ARDZ only if drive strength and UVLO precision requirements are relaxed; not suitable for >200 kHz or high-QG MOSFETs. |
| TC4427ACOA | Single-channel, 1.2 A peak, no UVLO, 8-lead SOIC package without exposed pad. | Requires two units for dual-channel use; lacks thermal performance and timing matching for high-frequency sync rectification. | Use TC4427ACOA only in cost-sensitive, low-frequency (<200 kHz), low-power applications where thermal headroom and channel matching are non-critical. |
Compared with ADP3654ARDZ, ADP3624ARDZ offers reduced drive strength and no UVLO hysteresis-limiting reliability in brown-out conditions-while TC4427ACOA lacks dual integration, thermal enhancement, and timing precision, increasing layout complexity and degrading system-level efficiency in high-frequency power stages.
Availability
ADP3654ARDZ is available at Aetrix Electronics and suitable for AC/DC power supplies, DC/DC converters, and motor drives requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ADP3654ARDZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADP3654ARDZ belongs to Analog Devices' high-speed power driver product line, engineered specifically for high-efficiency, high-frequency switching power conversion systems demanding precise timing, robust fault protection, and thermal resilience.
FAQ
What is the maximum recommended switching frequency for ADP3654ARDZ?
The ADP3654ARDZ supports reliable operation up to 2 MHz in well-designed layouts, though practical limits depend on gate charge (QG) of the driven MOSFET and PCB parasitics. At 12 V supply and 2.2 nF load, its 10 ns rise/fall times and ≤35 ns max propagation delay enable stable operation at ≥1 MHz in interleaved or resonant topologies. For >1.5 MHz, minimize trace inductance and use low-ESR gate resistors to preserve timing integrity in the ADP3654ARDZ.
Does ADP3654ARDZ support parallel operation of its two channels?
Yes, ADP3654ARDZ supports parallel operation: INA and INB are tied together, and OUTA and OUTB are shorted to combine drive strength. This configuration doubles peak current to ±8 A and halves per-channel power dissipation. Layout symmetry is critical-matched trace lengths and shared gate resistor placement are required to ensure balanced current sharing and avoid thermal runaway in the ADP3654ARDZ.
What is the role of the EPAD on ADP3654ARDZ?
The EPAD on ADP3654ARDZ is an exposed thermal pad electrically connected to the die substrate (ground) and thermally coupled to the PCB. It must be soldered to a solid copper ground plane using multiple thermal vias to achieve the specified θJA = 59°C/W. Failure to properly connect the EPAD results in excessive junction temperature rise, derating of output current, and potential thermal shutdown in sustained high-load operation of the ADP3654ARDZ.
Can ADP3654ARDZ drive high-side N-channel MOSFETs?
No, ADP3654ARDZ is a dedicated low-side driver only-it cannot drive high-side N-MOSFETs because it lacks a floating high-voltage level-shift circuit or bootstrap diode integration. Its outputs (OUTA/OUTB) are referenced to PGND and cannot swing above VDD. To drive high-side N-MOSFETs, pair the ADP3654ARDZ with a dedicated high-side driver (e.g., ADP3625) or use a half-bridge gate driver IC that integrates both sides.
What is the purpose of the UVLO hysteresis in ADP3654ARDZ?
The UVLO hysteresis (0.3 V) in ADP3654ARDZ prevents oscillatory enable/disable behavior during supply ramp-up or brown-out events. With VUVLO_ON = 4.2 V and VUVLO_OFF = 3.9 V, the driver remains enabled until VDD drops below 3.9 V, then stays disabled until VDD rises above 4.2 V-ensuring clean power sequencing when used with low-voltage digital controllers. This behavior protects downstream MOSFETs from partial turn-on and shoot-through in the ADP3654ARDZ.
ADP3654ARDZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
ADP3654ARDZ FAQ
1.How can I place an order for ADP3654ARDZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3654ARDZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3654ARDZ reliable?
The price and inventory of ADP3654ARDZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3654ARDZ is usually 5 days.
3.What payment methods are accepted for ADP3654ARDZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3654ARDZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3654ARDZ?
ADP3654ARDZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3654ARDZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3654ARDZ?
For technical support, including ADP3654ARDZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3654ARDZ requirements.
6.How does Aetrix verify that ADP3654ARDZ is sourced from the original manufacturer or authorized distributors?
All ADP3654ARDZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3654ARDZ meets industry standards.
7.What is the process for return or replacement of ADP3654ARDZ?
All ADP3654ARDZ units undergo pre-shipment inspection (PSI). If there is an issue with ADP3654ARDZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3654ARDZ part is unused and in its original packaging.
Return procedure for ADP3654ARDZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3654ARDZ Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

