Analog Devices Inc. ADP3654ARHZ
- Part No.:
- ADP3654ARHZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Gate Drivers
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
ADP3654ARHZ.pdf
- Description:
- IC GATE DRVR LOW-SIDE 8MINISOIC
- Quantity:
- Payment:

- Shipping:

Inventory:223
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3654ARHZ from Analog Devices is a dual high-speed low-side MOSFET driver for N-channel power switches, delivering ±4 A peak source/sink current, 10 ns typical rise/fall time at 2.2 nF load, and matched propagation delays (≤2 ns channel-to-channel skew), operating from 4.5 V to 18 V supply across −40°C to +125°C junction range - used in synchronous rectification and high-frequency DC-DC converters.
For engineers reviewing the ADP3654ARHZ datasheet, ADP3654ARHZ pinout, ADP3654ARHZ application, or ADP3654ARHZ equivalent, key selection criteria include UVLO threshold (4.2 V typ), 3.3 V-compatible logic inputs, thermally enhanced MINI_SO_EP package with exposed pad, parallelable dual outputs, and precise delay matching for phase-critical gate drive timing.
Technical Context
The ADP3654ARHZ integrates two independent low-side drivers with internal pull-downs on INA/INB ensuring fail-safe off-state during floating input conditions. Its UVLO comparator features 4.2 V turn-on and 3.9 V turn-off thresholds with 0.3 V hysteresis, enabling robust startup/shutdown coordination between low-voltage digital controllers and high-voltage power stages.
Each output stage delivers matched propagation delays (tD1 = 14–30 ns, tD2 = 22–35 ns) and symmetric ±4 A peak current into capacitive loads, supporting parallel operation of OUTA and OUTB to double drive strength while maintaining thermal integrity via the MINI_SO_EP's 43°C/W θJA on JEDEC 4-layer board.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 18 V - supports direct interfacing with both 5 V and 12 V power rails without level-shifting. |
| Rise/Fall Time | 10 ns typical at 2.2 nF load - enables >30 MHz effective switching in hard-switched topologies. |
| Peak Output Current | ±4 A - sufficient to charge/discharge high-QG MOSFETs (e.g., >100 nC) within nanoseconds. |
| UVLO Threshold | 4.2 V turn-on / 3.9 V turn-off with 0.3 V hysteresis - prevents erratic operation during brown-out or soft-start sequences. |
| Input Logic Compatibility | 3.3 V CMOS/TTL - directly interfaces with modern digital PWM controllers without external translators. |
| Delay Matching | ≤2 ns between channels - critical for interleaved or multi-phase converter symmetry and reduced output ripple. |
| Operating Temperature | −40°C to +125°C junction - qualified for industrial and automotive under-hood power stages. |
Pinout & Package
The ADP3654ARHZ is housed in an 8-lead MINI_SO_EP package (RH-8-1) with exposed thermal pad electrically tied to die substrate (PGND reference), offering 43°C/W junction-to-ambient thermal resistance on JEDEC 4-layer board - optimized for compact high-power-density layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 NC | No Connect | Unbonded pins; must remain unconnected per design - no routing or soldering required. |
| 2 INA | Channel A Input | 3.3 V-compatible logic input with internal pull-down - ensures OFF state if controller output floats or fails. |
| 3 PGND | Power Ground | Low-inductance return path for output current; must be tightly coupled to MOSFET source terminals. |
| 4 INB | Channel B Input | Independent logic input identical to INA - enables asynchronous or complementary drive configurations. |
| 5 OUTB | Channel B Output | Low-side N-MOS gate driver output capable of ±4 A transient current into capacitive load. |
| 6 VDD | Power Supply | 4.5–18 V bias rail; requires local 4.7 µF MLCC + 100 nF ceramic bypass to PGND for stable high-frequency operation. |
| 7 OUTA | Channel A Output | Matched-output driver with ≤2 ns propagation skew vs. OUTB - essential for interleaved converter timing accuracy. |
| 9 EPAD | Exposed Thermal Pad | Internally connected to die substrate (PGND); must be soldered to large PCB copper pour for thermal and electrical grounding. |
Key Features
| Feature | Design Value |
|---|---|
| Parallelable Dual Outputs | INA/INB and OUTA/OUTB can be wired in parallel to double peak current capability and halve thermal load per channel. |
| Precise UVLO with Hysteresis | Guarantees clean enable/disable sequencing between low-voltage control ICs and high-voltage power stages. |
| Industry-Standard Pinout | Compatible with legacy SOIC-8 footprints (with adaptation for EPAD), easing migration from prior-generation drivers. |
| Thermally Enhanced MINI_SO_EP | 43°C/W θJA enables higher sustained output current in space-constrained applications vs. SOIC_N_EP (59°C/W). |
| Matched Propagation Delays | ≤2 ns inter-channel skew preserves timing integrity in multi-phase or synchronous rectifier topologies. |
Applications
| AC-to-DC SMPS | DC-to-DC Converters |
|---|---|
Use Scenario: High-efficiency offline flyback or LLC resonant converters requiring fast, low-loss synchronous rectification. IC Role / Device Role / Timing Role: Low-side gate driver for secondary-side N-channel MOSFETs, replacing Schottky diodes to reduce conduction loss. Use Value: Enables >95% efficiency at full load by minimizing VDS(on) loss and supporting <10 ns dead-time control. | Use Scenario: Multiphase buck converters in server VRMs or telecom POL modules demanding tight phase alignment. IC Role / Device Role / Timing Role: Dual-channel gate driver providing matched timing for interleaved high-side/lower-side switch pairs. Use Value: ≤2 ns delay matching reduces output current ripple and allows higher effective switching frequency without EMI penalty. |
| Synchronous Rectification | Motor Drives |
Use Scenario: Secondary-side rectification in isolated DC-DC bricks using discrete N-MOSFETs. IC Role / Device Role / Timing Role: Dual low-side driver controlling two parallel MOSFETs per phase to handle >20 A continuous output current. Use Value: ±4 A peak drive sustains fast edge rates into high-Ciss devices (e.g., 3000 pF), reducing switching losses by >30% vs. weaker drivers. | Use Scenario: Brushless DC motor inverters with trapezoidal commutation in industrial automation systems. IC Role / Device Role / Timing Role: Gate driver for low-side leg of 3-phase inverter, synchronized to microcontroller PWM outputs. Use Value: 3.3 V logic compatibility eliminates level shifters; UVLO protection prevents shoot-through during undervoltage faults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual low-side MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5113SDX/NOPB | Higher 5 A peak current but wider 5.5–100 V supply range; no integrated UVLO hysteresis - requires external circuitry. | Targeted at wide-input industrial DC-DC where input voltage exceeds 18 V; less suited for 12 V-centric designs. | Select LM5113SDX/NOPB only when >18 V supply or >4 A drive is mandatory; ADP3654ARHZ offers tighter timing specs and simpler UVLO integration. |
| UCC27524ADRMT | Same 4 A drive and 10 ns rise time, but SOIC-8 (non-EP) package with 70°C/W θJA - lacks exposed pad thermal enhancement. | Better for cost-sensitive, lower-power (<100 W) applications where thermal headroom is sufficient. | Choose UCC27524ADRMT for legacy SOIC-8 footprint compatibility; ADP3654ARHZ provides superior thermal performance in high-density, high-power layouts. |
Compared with LM5113SDX/NOPB and UCC27524ADRMT, the ADP3654ARHZ uniquely combines precision UVLO hysteresis, MINI_SO_EP thermal efficiency (43°C/W), and ≤2 ns channel matching - making it optimal for high-reliability, high-frequency power conversion where timing integrity and thermal margin are critical.
Availability
ADP3654ARHZ is available at Aetrix Electronics and suitable for AC-to-DC switch mode power supplies, DC-to-DC power supplies, and synchronous rectification circuits requiring stable component supply, RoHS-compliant packaging, and guaranteed long-term industrial temperature support.
Supply support for ADP3654ARHZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and power management markets.
The ADP3654ARHZ belongs to Analog Devices' high-speed power driver product line, engineered specifically for high-frequency, high-current gate driving in energy-efficient power conversion systems - emphasizing timing accuracy, thermal resilience, and system-level reliability.
FAQ
What is the UVLO behavior of the ADP3654ARHZ and how does it protect the system?
The ADP3654ARHZ features a precise UVLO comparator with 4.2 V turn-on and 3.9 V turn-off thresholds and 0.3 V hysteresis. This ensures the driver remains disabled until VDD reaches a safe operating level and stays active until VDD drops below the hysteresis band - preventing erratic gate switching during brown-out conditions. The ADP3654ARHZ thus safeguards downstream MOSFETs from partial turn-on and shoot-through faults during power-up/down sequences.
Can the ADP3654ARHZ drive both N-channel MOSFETs and IGBTs?
Yes, the ADP3654ARHZ is explicitly designed to drive both enhancement-mode N-channel MOSFETs and insulated gate bipolar transistors (IGBTs), as confirmed in its Theory of Operation section. Its ±4 A peak output current and fast 10 ns rise/fall times support the gate charge requirements of high-power IGBTs, though external gate resistors may be needed to control dV/dt and prevent oscillation - consistent with standard practice for the ADP3654ARHZ.
What is the purpose of the exposed pad (EPAD) on the ADP3654ARHZ MINI_SO_EP package?
On the ADP3654ARHZ, the exposed pad (Pin 9) is electrically and thermally connected to the die substrate, which serves as the internal ground reference (PGND). It is not connected to any other pin. To ensure optimal thermal dissipation and electrical stability, the EPAD must be soldered to a large PCB copper pour tied to PGND - enabling the ADP3654ARHZ to achieve its rated 43°C/W θJA and maintain safe junction temperatures under continuous 4 A peak load.
Is the ADP3654ARHZ compatible with 3.3 V microcontrollers and digital PWM controllers?
Yes, the ADP3654ARHZ has 3.3 V-compatible digital inputs (INA and INB) with VIH = 2.0 V min and VIL = 0.8 V max, allowing direct interface with standard 3.3 V logic without level shifters. Its internal pull-down resistors guarantee a defined low state if the controller output floats - a key safety feature confirmed in the ADP3654ARHZ datasheet's Input Drive Requirements section.
How does parallel operation work for the ADP3654ARHZ dual outputs?
The ADP3654ARHZ supports parallel operation by connecting INA to INB and OUTA to OUTB, effectively doubling peak drive current to ±8 A while distributing thermal load. The datasheet specifies this configuration in Figure 17 and emphasizes careful PCB layout - especially symmetrical trace lengths and shared ground paths - to ensure balanced current sharing. This mode is fully supported and validated for the ADP3654ARHZ, enhancing drive capability without external components.
ADP3654ARHZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Low-Side
- Channel Type:
- Independent
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 18V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 4A, 4A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- -
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP-EP
ADP3654ARHZ FAQ
1.How can I place an order for ADP3654ARHZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3654ARHZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3654ARHZ reliable?
The price and inventory of ADP3654ARHZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3654ARHZ is usually 5 days.
3.What payment methods are accepted for ADP3654ARHZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3654ARHZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3654ARHZ?
ADP3654ARHZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3654ARHZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3654ARHZ?
For technical support, including ADP3654ARHZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3654ARHZ requirements.
6.How does Aetrix verify that ADP3654ARHZ is sourced from the original manufacturer or authorized distributors?
All ADP3654ARHZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3654ARHZ meets industry standards.
7.What is the process for return or replacement of ADP3654ARHZ?
All ADP3654ARHZ units undergo pre-shipment inspection (PSI). If there is an issue with ADP3654ARHZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3654ARHZ part is unused and in its original packaging.
Return procedure for ADP3654ARHZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3654ARHZ Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

