Microchip Technology AT43USB380E-AC
- Part No.:
- AT43USB380E-AC
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
AT43USB380E-AC.pdf
- Description:
- IC PROCESSOR USB 2.0 100-TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,638
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT43USB380E-AC from Microchip Technology (formerly Atmel) is a USB 2.0 Full-Speed Host/Function Processor with integrated On-The-Go (OTG) interface, supporting Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). It operates as a single-chip USB controller in host or peripheral mode, requires an external charge pump (e.g., AT43CD001) for OTG session negotiation and VBUS control, and delivers up to 16 GPIOs via multiplexed data bus pins. Used in portable embedded systems requiring dual-role USB connectivity.
For engineers reviewing the AT43USB380E-AC datasheet, AT43USB380E-AC pinout, AT43USB380E-AC application, or AT43USB380E-AC equivalent, key selection considerations include OTG interface signal mapping (ID, SESS_VLD, DISCHARGE), configurable 8/16/32-bit host processor interface width, firmware API compatibility with AT43USB370, and external charge pump integration requirements.
Technical Context
The AT43USB380E-AC implements a hardware-accelerated USB 2.0 Full-Speed (12 Mbps) transceiver with on-die OTG logic that manages role swapping via ID pin detection and session validity monitoring using SESS_VLD, SESS_END, SESS_HIGH, and SESS_LOW inputs. Its internal OTG block handles HNP/SRP state machines without host processor intervention.
It features a programmable host interface width (8/16/32-bit) controlled by BWIDTH[1:0], eliminating dedicated handshaking signals (PROG, SEL, READY, DONE, MORE, INTR_IN) used in AT43USB370; register access is direct via D[15:0]/D[31:16] and CS_N/OE_N/WE_N, with WAIT_N retained only for SYS_CLK synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| USB Standard | USB 2.0 Full-Speed (12 Mbps); supports OTG v1.3 including HNP and SRP |
| Host Interface Width | Configurable 8/16/32-bit parallel bus; width set by BWIDTH[1:0] pins at reset |
| GPIO Count | Up to 16 GPIOs available when host interface is 8- or 16-bit (via D[31:16] pins) |
| OTG Interface Signals | ID, DISCHARGE, PUMP_EN, EN, LOW_CUR, SESS_VLD/END/HIGH/LOW - all required for external charge pump coordination |
| Clock Input | Crystal oscillator input (XTAL1/XTAL2) or external clock via CLK_SEL; supports 48 MHz system timing |
| Power Supply | VDD = 3.3 V ±10%; VEXT18 = 1.8 V regulated output for core logic |
| Firmware Compatibility | Shares same high-level ANSI C APIs and low-level libraries with AT43USB370; adds <10 OTG-specific APIs |
Pinout & Package
AT43USB380E-AC is housed in a 100-pin TQFP package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad. Power distribution includes 5× VDD (3.3 V), 10× VSS (GND), and 3× VDD18 (1.8 V supply output).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DM / DP | USB differential data pair | Full-Speed USB transceiver I/O; require 27 Ω series termination and 15 kΩ pull-down (RPD_EN) or 15 kΩ pull-up (RPU_EN) per OTG mode |
| ID | OTG device identification input | Determines A-device (host) vs. B-device (peripheral) role during plug insertion; Mini-A plug pulls ID low, Mini-B pulls ID high |
| SESS_VLD / SESS_END / SESS_HIGH / SESS_LOW | VBUS session voltage monitors | Input thresholds detect VBUS presence and level for OTG session management; values defined by external charge pump (e.g., AT43CD001) |
| DISCHARGE / PUMP_EN / EN / LOW_CUR | Charge pump control outputs | Drive external charge pump (e.g., AT43CD001) to generate VBUS, manage current limiting, and discharge VBUS during B-device disconnect |
| BWIDTH[1:0] | Host interface width configuration | Set at power-on reset to select 8-bit (00), 16-bit (01), or 32-bit (1x) data bus mode; determines GPIO availability on D[31:16] |
| D[31:16]/GPIO[15:0] | Multiplexed data/GPIO bus | In 8-/16-bit modes, upper data bits become general-purpose I/O; accessed via firmware APIs, not hardware handshaking |
Key Features
| Feature | Design Value |
|---|---|
| Integrated OTG Interface Logic | Hardware-managed ID detection and session state tracking eliminates software polling overhead and ensures deterministic HNP/SRP timing |
| Configurable Host Bus Width | Reduces PCB routing complexity and SoC interface burden by enabling 8-/16-bit host connection without redesigning memory-mapped register access |
| Direct Register Access Architecture | Removes 6 dedicated handshaking signals (PROG, SEL, READY, etc.) versus AT43USB370, simplifying host processor interface and reducing FPGA/ASIC glue logic |
| 16 GPIOs via Data Bus Multiplexing | Enables system-level I/O expansion (e.g., LED control, button sensing, sensor interfacing) without adding discrete GPIO expanders in space-constrained portable designs |
| Shared Firmware Ecosystem | Minimizes migration effort from AT43USB370: identical debug tools, ANSI C APIs, and low-level drivers - only OTG-specific functions require new integration |
Applications
| Smartphone Peripheral Docking | Industrial Handheld Terminal |
|---|---|
Use Scenario: A handheld barcode scanner connects to a smartphone via USB OTG cable to act as a peripheral while simultaneously drawing power and exchanging data. IC Role / Device Role / Timing Role: AT43USB380E-AC serves as the OTG function controller, detecting ID pin state to assume B-device role, managing VBUS negotiation via SESS_VLD/SESS_END, and handling bulk transfers over DM/DP at 12 Mbps. Use Value: Enables seamless dual-role operation without host-side driver changes; external charge pump (AT43CD001) provides compliant VBUS sourcing during enumeration. | Use Scenario: Ruggedized field terminal uses USB OTG to alternate between acting as host (connecting USB flash drives for firmware updates) and peripheral (uploading scanned asset data to a PC). IC Role / Device Role / Timing Role: AT43USB380E-AC executes HNP to switch roles dynamically; its hardware OTG engine maintains session continuity during role swap with sub-100 ms latency. Use Value: Eliminates need for separate host-only and peripheral-only USB controllers, reducing BOM count and board area in cost-sensitive industrial designs. |
| Medical Point-of-Care Device | USB OTG Camera Module |
Use Scenario: Portable ultrasound probe interfaces with tablet PCs via USB OTG to stream real-time imaging data while receiving power. IC Role / Device Role / Timing Role: AT43USB380E-AC operates as B-device, asserting ID high, monitoring VBUS via SESS_VLD, and using DMA (DREQ_N/DACK_N) for zero-copy image buffer transfers. Use Value: Sustains continuous isochronous-like streaming using standard USB Full-Speed endpoints, avoiding proprietary protocols and enabling FDA-cleared interoperability. | Use Scenario: Embedded camera module supports both standalone operation (as USB webcam) and host-controlled capture (when connected to a Raspberry Pi via OTG). IC Role / Device Role / Timing Role: AT43USB380E-AC toggles between A-device (hosting UVC descriptors) and B-device (enumerating as UVC device) based on ID pin and SRP signaling. Use Value: Delivers full USB Video Class compliance without modifying camera sensor firmware; OTG logic handles descriptor switching transparently. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB OTG host/function processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT43USB370 | No on-chip OTG interface; lacks ID, SESS_*, DISCHARGE, PUMP_EN pins; fixed 32-bit host interface only | Cannot support OTG role negotiation or VBUS control; suitable only for fixed-host or fixed-peripheral designs | Select AT43USB370 only if OTG functionality is unnecessary and legacy 32-bit interface compatibility is mandatory. |
| ISP1301 (NXP) | Separate USB transceiver + OTG transceiver IC; requires external microcontroller for protocol stack; no integrated host processor interface | Demands external MCU with USB stack; higher component count and firmware development effort | Choose ISP1301 only when leveraging existing MCU-based USB stacks and needing maximum flexibility in OTG PHY tuning. |
Compared with AT43USB370 and ISP1301, the AT43USB380E-AC uniquely integrates OTG logic, configurable host bus, and direct register access in a single chip - reducing system-level complexity, eliminating external glue logic, and accelerating time-to-market for dual-role USB embedded products.
Availability
AT43USB380E-AC is available at Aetrix Electronics and suitable for portable medical devices, industrial handheld terminals, smartphone docking stations, and USB OTG camera modules requiring stable component supply across multi-year production cycles.
Supply support for AT43USB380E-AC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel USB products including the AT43USB380E-AC.
The AT43USB380E-AC belongs to Atmel's USB OTG Processor product line, designed specifically for cost-sensitive, space-constrained embedded systems requiring seamless USB host/peripheral role switching without external protocol processors.
FAQ
What is the primary function of the AT43USB380E-AC in a USB OTG system?
The AT43USB380E-AC serves as a single-chip USB 2.0 Full-Speed Host/Function Processor with integrated OTG interface logic. It enables dynamic role switching between host and peripheral modes using hardware-managed ID pin detection and session monitoring signals (SESS_VLD, SESS_END, etc.). The AT43USB380E-AC offloads HNP and SRP protocol handling from the main system processor, allowing real-time USB connectivity in portable embedded applications without requiring a full USB stack on the host MCU.
Does the AT43USB380E-AC require an external charge pump, and why?
Yes, the AT43USB380E-AC requires an external charge pump such as the AT43CD001 to implement USB OTG functionality. The AT43USB380E-AC itself does not generate VBUS voltage; instead, it controls the charge pump via DISCHARGE, PUMP_EN, EN, and LOW_CUR signals to source VBUS during host mode and discharge it during peripheral mode. This separation allows flexible power management and compliance with OTG electrical specifications for session negotiation and current limiting.
How does the host processor interface of the AT43USB380E-AC differ from that of the AT43USB370?
The AT43USB380E-AC replaces the fixed 32-bit host interface of the AT43USB370 with a configurable 8/16/32-bit parallel bus controlled by BWIDTH[1:0]. It eliminates six handshaking signals (PROG, SEL, READY, DONE, MORE, INTR_IN) used in AT43USB370, enabling direct register access via CS_N, OE_N, and WE_N. The AT43USB380E-AC also repurposes D[31:16] as up to 16 GPIOs in narrower bus modes - a capability absent in AT43USB370.
Can firmware developed for the AT43USB370 be reused with the AT43USB380E-AC?
Yes, firmware for the AT43USB370 is largely reusable with the AT43USB380E-AC. Both share identical high-level ANSI C APIs, low-level driver libraries, and debugging tools. The AT43USB380E-AC adds fewer than 10 OTG-specific APIs for session control and role negotiation. Existing AT43USB370 code runs unchanged in non-OTG configurations; only OTG-enabled features require minor integration of new API calls - significantly reducing migration effort.
What package type and pin count does the AT43USB380E-AC use?
The AT43USB380E-AC is packaged in a 100-pin Thin Quad Flat Package (TQFP) with 0.5 mm pitch and dimensions of 14 mm × 14 mm, including an exposed thermal pad. It features 5 VDD (3.3 V), 10 VSS (ground), and 3 VDD18 (1.8 V output) pins distributed across the perimeter to ensure stable power delivery and thermal performance in compact portable designs.
AT43USB380E-AC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- AVR®
- Package/Case:
- 100-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- USB Host/Function Processor
- Core Processor:
- -
- Program Memory Type:
- -
- Controller Series:
- AT43USB
- RAM Size:
- -
- Interface:
- USB
- Number of I/O:
- 32
- Voltage - Supply:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 100-LQFP (14x14)
AT43USB380E-AC FAQ
1.How can I place an order for AT43USB380E-AC through Aetrix?
Please submit a Request for Quotation (RFQ) for AT43USB380E-AC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT43USB380E-AC reliable?
The price and inventory of AT43USB380E-AC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT43USB380E-AC is usually 5 days.
3.What payment methods are accepted for AT43USB380E-AC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT43USB380E-AC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT43USB380E-AC?
AT43USB380E-AC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT43USB380E-AC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT43USB380E-AC?
For technical support, including AT43USB380E-AC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT43USB380E-AC requirements.
6.How does Aetrix verify that AT43USB380E-AC is sourced from the original manufacturer or authorized distributors?
All AT43USB380E-AC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT43USB380E-AC meets industry standards.
7.What is the process for return or replacement of AT43USB380E-AC?
All AT43USB380E-AC units undergo pre-shipment inspection (PSI). If there is an issue with AT43USB380E-AC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT43USB380E-AC part is unused and in its original packaging.
Return procedure for AT43USB380E-AC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT43USB380E-AC Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

