My Inquiry
My Account
Microchip Technology AT43USB380E-AU
- Part No.:
- AT43USB380E-AU
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
AT43USB380E-AU.pdf
- Description:
- IC USB HOST PROC UPGRD 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,770
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT43USB380E-AU from Microchip Technology (formerly Atmel) is a USB 2.0 Full-Speed Host/Function Processor with integrated On-The-Go (OTG) interface, supporting Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). It operates as a single-chip USB controller in embedded host or peripheral mode, features an 8/16/32-bit configurable host processor interface, and requires an external charge pump (e.g., AT43CD001) for OTG session management in portable dual-role applications.
For engineers reviewing the AT43USB380E-AU datasheet, AT43USB380E-AU pinout, AT43USB380E-AU application, or AT43USB380E-AU equivalent, key selection considerations include its OTG-capable pin set (ID, SESS_VLD, DISCHARGE, PUMP_EN), firmware-compatible upgrade path from AT43USB370, GPIO multiplexing capability (up to 16 pins), and support for ARM®-based system integration with minimal hardware modification.
Technical Context
The AT43USB380E-AU implements a dedicated hardware OTG interface with nine signals (ID, SESS_VLD, SESS_END, SESS_HIGH, SESS_LOW, DISCHARGE, PUMP_EN, EN, LOW_CUR) for role negotiation and VBUS control. Its host interface width (8/16/32-bit) is dynamically configured via BWIDTH[1:0] pins and firmware, eliminating fixed-width constraints of the AT43USB370.
It embeds low-level OTG firmware for HNP and SRP execution, abstracting protocol complexity from the host processor. System communication uses <25 ANSI C-compliant high-level APIs, and GPIO functionality is enabled only when host bus width is reduced-e.g., 8-bit mode frees D[31:16] for GPIO[15:0]-with no handshaking signals (PROG, SEL, READY, DONE, MORE, INTR_IN) required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| USB Standard | USB 2.0 Full-Speed (12 Mbps); compliant with OTG Supplement 1.3 |
| Host Interface Width | Configurable 8/16/32-bit parallel bus; width selected by BWIDTH[1:0] pins and firmware |
| GPIO Count | Up to 16 pins (D[31:16] reused as GPIO[15:0] when interface width <32-bit) |
| OTG Signals | ID, DISCHARGE, PUMP_EN, EN, LOW_CUR, SESS_VLD, SESS_END, SESS_HIGH, SESS_LOW |
| Power Supply | VDD = 3.3 V ±10%; VEXT18 = 1.8 V regulated output for internal logic |
| Clock Input | XTAL1/XTAL2 supports crystal oscillator (12 MHz typical); CLK_SEL selects crystal vs. external clock |
| Firmware Compatibility | Shares same high-level APIs and debug tools with AT43USB370; adds <10 OTG-specific APIs |
Pinout & Package
AT43USB380E-AU is housed in a 100-pin TQFP package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad. Power distribution includes 5× VDD, 10× VSS, and 3× VDD18 pins for noise isolation and stable core/regulator operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DM / DP | USB differential data pair | Full-Speed USB transceiver I/O; requires 27 Ω series resistors and ESD protection per USB spec |
| ID | OTG device identification input | Distinguishes Mini-A (host) vs. Mini-B (peripheral) plug insertion; determines initial role assignment |
| SESS_VLD / SESS_END / SESS_HIGH / SESS_LOW | VBUS sensing inputs | Monitor VBUS voltage thresholds to detect session start/end and role switch conditions per OTG spec |
| DISCHARGE / PUMP_EN / EN / LOW_CUR | Charge pump control outputs | Drive external charge pump (e.g., AT43CD001) to source VBUS and manage current during OTG negotiation |
| A[7:0], D[15:0], D[31:16]/GPIO[15:0] | System address/data bus | Configurable host interface; D[31:16] becomes GPIO only when BWIDTH[1:0] ≠ 1x |
| BWIDTH[1:0] | Interface width configuration | Hardware-selectable bus width (00=8-bit, 01=16-bit, 1x=32-bit); sets GPIO availability and timing requirements |
Key Features
| Feature | Design Value |
|---|---|
| OTG Hardware Interface | Dedicated on-die circuitry for ID detection, VBUS sensing (4 thresholds), and charge pump control-enables full OTG session management without host CPU intervention |
| Flexible Host Bus Interface | Hardware-configurable 8/16/32-bit parallel interface reduces PCB routing complexity and supports legacy 8-bit microcontrollers |
| GPIO Multiplexing | 16 GPIOs available without additional pins by repurposing upper data bus lines-eliminates need for external I/O expanders in space-constrained designs |
| Firmware Upgrade Path | Binary-compatible API layer with AT43USB370 allows reuse of existing driver stacks; OTG extensions require only minor firmware additions (<10 new APIs) |
| Reduced System Signaling | Removes six handshaking signals (PROG, SEL, READY, DONE, MORE, INTR_IN) versus AT43USB370-simplifies ARM® interface timing and reduces FPGA/ASIC glue logic |
Applications
| Portable Media Player | Smartphone Docking Station |
|---|---|
Use Scenario: A handheld media player acts as USB host to connect flash drives or as peripheral when docked to a PC. IC Role / Device Role / Timing Role: AT43USB380E-AU serves as dual-role USB controller managing role swap via HNP/SRP and VBUS negotiation using ID pin and charge pump interface. Use Value: Enables single-device USB connectivity across host/peripheral modes without mechanical switches or separate controllers-reducing BOM count and board area. |
Use Scenario: A compact docking station provides USB host functionality for peripherals (keyboard/mouse) while exposing the smartphone as a USB mass storage device. IC Role / Device Role / Timing Role: AT43USB380E-AU manages simultaneous OTG session initiation and peripheral enumeration using SESS_VLD/SESS_END monitoring and RPU_EN/RPD_EN control. Use Value: Supports seamless role reversal within <1 s after cable insertion-meeting USB OTG user-experience requirements for consumer docking solutions. |
| Industrial Handheld Terminal | Medical Data Logger |
Use Scenario: Rugged handheld terminal connects to USB printers or barcode scanners in host mode and uploads logs to PCs in device mode. IC Role / Device Role / Timing Role: AT43USB380E-AU executes SRP to initiate sessions as B-device and HNP to assume host role-controlled entirely by embedded firmware without OS dependency. Use Value: Eliminates need for external USB switch ICs or dual-controller architectures-lowering power consumption and qualification effort for industrial certifications. |
Use Scenario: Battery-powered medical logger transfers patient data to clinic PCs or accepts firmware updates via USB, requiring reliable OTG-aware enumeration. IC Role / Device Role / Timing Role: AT43USB380E-AU handles VBUS pulsing (via LOW_CUR/DISCHARGE) and session validation (SESS_HIGH/SESS_LOW) to ensure safe charging and data transfer in clinical environments. Use Value: Meets USB-IF compliance for OTG devices while maintaining <100 µA standby current-extending battery life between clinical data syncs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB OTG host/function controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AT43USB370E-AU | No on-chip OTG interface; lacks ID, SESS_*, DISCHARGE, PUMP_EN pins; 32-bit host interface only | Requires external OTG logic and discrete charge pump control; not suitable for standalone OTG implementation | Select AT43USB370E-AU only for legacy 32-bit-only designs where OTG is unnecessary or implemented externally |
| ISP1301UK | Standalone USB OTG transceiver (no embedded processor); requires external microcontroller for HNP/SRP logic | Offloads physical layer only; host CPU must implement full OTG state machine in firmware | Choose ISP1301UK when system already includes capable MCU with USB stack and needs only PHY-level OTG support |
Compared with AT43USB370E-AU, the AT43USB380E-AU adds integrated OTG hardware and flexible bus width but shares identical debug tooling and API structure; versus ISP1301UK, it delivers complete OTG controller functionality-including embedded HNP/SRP firmware-reducing host CPU load and firmware development time.
Availability
AT43USB380E-AU is available at Aetrix Electronics and suitable for portable media players, industrial handheld terminals, smartphone docking stations, and medical data loggers requiring stable component supply, long-term lifecycle support, and USB-IF-compliant OTG functionality.
Supply support for AT43USB380E-AU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains its USB controller portfolio for embedded systems, emphasizing interoperability, longevity, and industrial-grade reliability.
The AT43USB380E-AU belongs to Atmel's legacy USB OTG processor family, designed specifically for cost-sensitive, low-power embedded applications requiring seamless USB host/peripheral role switching without external protocol handling.
FAQ
What is the primary function of the AT43USB380E-AU in a USB system?
The AT43USB380E-AU functions as a USB 2.0 Full-Speed Host/Function Processor with integrated On-The-Go (OTG) capability. It enables embedded systems to operate either as a USB host (e.g., connecting peripherals) or as a USB device (e.g., appearing as mass storage), with automatic role negotiation managed by its on-chip OTG interface and embedded HNP/SRP firmware. The AT43USB380E-AU handles all low-level USB protocol tasks, allowing the host processor to interact via simple high-level APIs.
How does the AT43USB380E-AU differ from the AT43USB370E-AU?
The AT43USB380E-AU adds an on-chip OTG interface-including ID, SESS_VLD, DISCHARGE, and PUMP_EN pins-not present in the AT43USB370E-AU. It also supports configurable 8/16/32-bit host bus width (vs. fixed 32-bit only), eliminates six handshaking signals, and provides up to 16 multiplexed GPIOs. Firmware APIs are backward-compatible, but OTG functionality requires an external charge pump and minor hardware changes. The AT43USB380E-AU is not pin-compatible with the AT43USB370E-AU due to added OTG signals and reorganized pin assignments.
What external components are required for AT43USB380E-AU OTG operation?
For full OTG functionality, the AT43USB380E-AU requires an external charge pump IC such as the AT43CD001, connected to its CPClk, EN, PUMP_EN, DISCHARGE, LOW_CUR, and SESS_* pins. Additionally, standard USB Full-Speed termination (27 Ω series resistors on DM/DP), 1.5 kΩ pull-up on DP (controlled by RPU_EN), and 15 kΩ pull-downs on DP/DM (controlled by RPD_EN) are needed. A 12 MHz crystal on XTAL1/XTAL2 and proper decoupling capacitors for VDD/VDD18/VSS are mandatory for basic operation.
Can the AT43USB380E-AU operate without an external charge pump?
Yes-the AT43USB380E-AU can operate as a standard USB 2.0 Full-Speed Host/Function Processor without OTG capabilities if the external charge pump is omitted. In this mode, it retains full compatibility with AT43USB370E-AU software and supports host/peripheral operation using only the DM/DP interface and standard USB signaling. However, OTG-specific features-including ID detection, session negotiation (HNP/SRP), and VBUS control-will be unavailable without the charge pump and associated circuitry.
What is the role of the BWIDTH[1:0] pins on the AT43USB380E-AU?
The BWIDTH[1:0] pins configure the width of the parallel host processor interface: 00 selects 8-bit (D[7:0]), 01 selects 16-bit (D[15:0]), and 1x selects 32-bit (D[31:0]). This setting determines both data bus utilization and GPIO availability-when configured for 8-bit or 16-bit mode, the unused upper data lines (D[31:16]) become GPIO[15:0]. The AT43USB380E-AU uses this hardware selection to simplify firmware initialization and eliminate runtime bus-width negotiation overhead.
AT43USB380E-AU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- AVR®
- Package/Case:
- 64-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- USB Host/Function Processor
- Core Processor:
- -
- Program Memory Type:
- -
- Controller Series:
- AT43USB
- RAM Size:
- -
- Interface:
- USB
- Number of I/O:
- 32
- Voltage - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-LQFP (10x10)
AT43USB380E-AU FAQ
1.How can I place an order for AT43USB380E-AU through Aetrix?
Please submit a Request for Quotation (RFQ) for AT43USB380E-AU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT43USB380E-AU reliable?
The price and inventory of AT43USB380E-AU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT43USB380E-AU is usually 5 days.
3.What payment methods are accepted for AT43USB380E-AU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT43USB380E-AU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT43USB380E-AU?
AT43USB380E-AU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT43USB380E-AU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT43USB380E-AU?
For technical support, including AT43USB380E-AU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT43USB380E-AU requirements.
6.How does Aetrix verify that AT43USB380E-AU is sourced from the original manufacturer or authorized distributors?
All AT43USB380E-AU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT43USB380E-AU meets industry standards.
7.What is the process for return or replacement of AT43USB380E-AU?
All AT43USB380E-AU units undergo pre-shipment inspection (PSI). If there is an issue with AT43USB380E-AU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT43USB380E-AU part is unused and in its original packaging.
Return procedure for AT43USB380E-AU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT43USB380E-AU Tags
-
CYPD3175-24LQXQ
Infineon Technologies
-
SLB9672VU20FW1523XTMA1
Infineon Technologies
-
SLB9670VQ20FW785XTMA1
Infineon Technologies
-
SLB9672XU20FW1523XTMA1
Infineon Technologies
-
SLB9673XU20FW2613XTMA1
Infineon Technologies
-
CYPD3125-40LQXIT
Infineon Technologies
-
AT97SC3204-U2A1A-20
Microchip Technology
-
AT97SC3204-U2A1A-10
Microchip Technology
-
SLM9670AQ20FW1311XTMA1
Infineon Technologies
-
SLB9672XU20FW1613XTMA1
Infineon Technologies
-
SLB9672AU20FW1613XTMA1
Infineon Technologies
-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
