Microchip Technology AT97SC3205T-H3M46-20
- Part No.:
- AT97SC3205T-H3M46-20
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
AT97SC3205T-H3M46-20.pdf
- Description:
- FF IND I2C TPM 4X4 32VQFN SEK -
- Quantity:
- Payment:

- Shipping:

Inventory:4,115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT97SC3205T-H3M46-20 from Microchip Technology (formerly Atmel) is a TCG-compliant Trusted Platform Module (TPM) 1.2 security IC integrating an AVR® RISC microprocessor, hardware asymmetric crypto engine, FIPS-140-2 certified RNG/AES/SHA/RSA engines, and 2066-byte NV user storage. It operates at 3.3V with I²C interface up to 400 kHz and supports industrial temperature range (−40°C to +85°C) in 32-pad QFN package.
For engineers reviewing the AT97SC3205T-H3M46-20 datasheet, AT97SC3205T-H3M46-20 pinout, AT97SC3205T-H3M46-20 application, or AT97SC3205T-H3M46-20 equivalent, key selection considerations include TPM 1.2 compliance, I²C timing constraints (SM_DAT/SM_CLK pull-up requirements), GPIO-Express-00 mapping to TPM_NV_INDEX_GPIO_00, low-power deep-sleep recovery via TWI_Wakeup#, and secure key storage architecture.
Technical Context
The AT97SC3205T-H3M46-20 implements the full TCG TPM 1.2 specification stack in hardware, including command parsing, authorization logic, and cryptographic acceleration. Its AVR CPU executes firmware that enforces strict physical security boundaries between volatile SRAM, EEPROM-stored RSA keys, and FIPS-140-2 validated crypto primitives.
Communication occurs exclusively over a two-wire I²C interface (SM_DAT/SM_CLK) supporting both Standard (100 kHz) and Fast Mode (400 kHz); timing stability requires precise 50% duty cycle on SM_CLK and verified pull-up values (800 Ω on SM_DAT, 1.5 kΩ on SM_CLK). The device enters automatic low-power sleep when idle and recovers only upon dual active-low assertion of TWI_Wakeup# pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| TCG Compliance | Fully implements TPM 1.2 specification for platform authentication, sealed storage, and attestation. |
| Crypto Engine | Hardware-accelerated RSA, SHA-1, HMAC-SHA1, AES-128, and FIPS-140-2 certified RNG. |
| I²C Interface | 400 kHz Fast Mode / 100 kHz Standard Mode; requires external 800 Ω (SM_DAT) and 1.5 kΩ (SM_CLK) pull-ups for reliable high-speed operation. |
| NV Storage | 2066 bytes user-defined non-volatile storage mapped to TPM_NV_INDEX addresses; separate from internal RSA key EEPROM. |
| Supply Voltage | 3.3 V ±10%; requires localized decoupling: 2200–4700 pF capacitor <5 mm from each VCC–GND pair plus 0.1 µF at VCC node <10 mm from device. |
| Operating Temp | Industrial range −40°C to +85°C; validated across full range for cryptographic stability and EEPROM retention. |
| Package | 32-pad QFN (32M3), 4.0 × 4.0 × 0.90 mm body, 0.40 mm pitch, exposed thermal pad tied to GND. |
Pinout & Package
AT97SC3205T-H3M46-20 uses the 32-pad Very Thin QFN (32M3) package: 4.0 × 4.0 mm body, 0.40 mm pitch, exposed center thermal pad internally connected to GND. Pinout conforms to Atmel's documented 32-pin QFN configuration with dedicated I²C, GPIO, reset, interrupt, and test signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | 3.3 V main supply; requires per-pin decoupling <5 mm to adjacent GND and bulk 0.1 µF <10 mm from device. |
| GND | Ground reference | System ground; center thermal pad is internally tied to GND and must be soldered or left floating per layout guidelines. |
| LRESET# | Active-low reset | Pulsing low ≥2 µs resets internal state; must remain asserted until VCC stabilizes at power-up. |
| SM_DAT | I²C bidirectional data | Open-drain I²C data line; requires 800 Ω pull-up for stable 400 kHz operation; noise-sensitive interface. |
| SM_CLK | I²C clock input | Requires 1.5 kΩ pull-up and near-50% duty cycle for reliable high-speed communication; jitter impacts command timeout behavior. |
| GPIO-Express-00 | Dedicated NV-index GPIO | Maps to TPM_NV_INDEX_GPIO_00; internal pull-up; floats when unused; used for platform-specific GPIO control with persistent state. |
| PP/GPIO | Physical presence indicator | Hardware physical presence signal (active-high); internal pull-down; floats when unused; enables TPM administrative lockout. |
| TWI_Wakeup# | Low-power recovery trigger | Two-pin active-low sequence required to exit TPM_DeepSleep mode; both pins must be pulsed low synchronously. |
Key Features
| Feature | Design Value |
|---|---|
| FIPS-140-2 Certification | Certified module covering RNG, HMAC, AES, SHA, and RSA engines - enables compliance-critical deployments without external validation burden. |
| Integrated AVR RISC Core | On-chip 8-bit processor executes TPM firmware with memory protection; eliminates need for external host-side TPM stack implementation. |
| Secure Key Storage | Internal EEPROM stores RSA keys with tamper-resistant write/erase controls; keys never exposed in plaintext outside crypto engine boundary. |
| Dynamic Key Cache Management | Automatic loading/unloading of RSA keys using TPM_FlushSpecific/TPM_LoadKey2; no host software intervention required for key lifecycle. |
| GPIO-Express Architecture | Pre-mapped NV-index GPIO (TPM_NV_INDEX_GPIO_00) enables persistent, TPM-secured platform state storage without custom firmware development. |
Applications
| Server Platform Authentication | Industrial Control System Integrity |
|---|---|
Use Scenario: Verifying boot integrity and enabling remote attestation in rack-mounted servers with UEFI Secure Boot. IC Role / Device Role / Timing Role: TPM 1.2 root-of-trust IC performing SHA-1 hashing of firmware measurements and signing attestations with embedded RSA private key. Use Value: Enables hardware-enforced chain-of-trust with FIPS-140-2 certified crypto; prevents unauthorized firmware modification via sealed storage and PCR extension. | Use Scenario: Securing firmware updates and runtime configuration in programmable logic controllers (PLCs) deployed in factory automation. IC Role / Device Role / Timing Role: Embedded security co-processor providing authenticated boot, encrypted parameter storage, and hardware-based device identity binding. Use Value: Prevents cloning and unauthorized reconfiguration using 2066-byte NV user storage and PP/GPIO hardware physical presence detection. |
| Medical Device Data Integrity | Network Appliance Secure Boot |
Use Scenario: Ensuring HIPAA-compliant audit log integrity and protecting calibration parameters in diagnostic imaging equipment. IC Role / Device Role / Timing Role: Tamper-resistant non-volatile storage controller with HMAC-SHA1 for log sealing and time-bound signature generation. Use Value: Meets FDA cybersecurity guidance via FIPS-140-2 certified RNG and AES-128 encryption for stored patient-related configuration data. | Use Scenario: Enabling secure firmware verification and rollback protection in enterprise firewalls and SD-WAN edge devices. IC Role / Device Role / Timing Role: Root-of-trust module validating signed firmware images during boot and enforcing secure update policies via TPM_NV storage. Use Value: Blocks malicious firmware injection using TPM 1.2 PCR extension and sealed storage; leverages GPIO-Express-00 for persistent policy flags. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TPM 1.2 security applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon SLB9665TT2.0 | Same TPM 1.2 compliance, SPI interface instead of I²C; no GPIO-Express-00; 32-pin QFN but different pinout and power sequencing. | Requires SPI host driver integration; lacks dedicated NV-index GPIO; supports higher max ambient temp (+105°C). | Select when SPI interface is preferred and GPIO-Express functionality is not required; verify PCB layout compatibility due to non-pin-compatible pinout. |
| Nuvoton NPCT750KBX1RX | TPM 1.2 compliant, I²C interface, 32-pin QFN, but uses different crypto core (ARM-based); no FIPS-140-2 certification for full module. | Supports same I²C timing but lacks FIPS-140-2 module-level validation; GPIO mapping differs and requires custom NV index assignment. | Choose for cost-sensitive designs where full FIPS-140-2 certification is not mandated; confirm RNG and AES engine validation status per application requirements. |
Compared with SLB9665TT2.0 and NPCT750KBX1RX, the AT97SC3205T-H3M46-20 uniquely combines I²C interface, FIPS-140-2 module certification, and pre-mapped GPIO-Express-00 for out-of-box TPM_NV_INDEX support - reducing firmware development effort and accelerating compliance validation.
Availability
AT97SC3205T-H3M46-20 is available at Aetrix Electronics and suitable for server platform authentication, industrial control system integrity, and medical device data integrity requiring stable component supply and long-term lifecycle assurance.
Supply support for AT97SC3205T-H3M46-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains legacy Atmel security product lines including TPM modules. The company specializes in microcontrollers, analog, FPGA, and security solutions for industrial, automotive, and communications markets.
The AT97SC3205T product line delivers turnkey TPM 1.2 compliance for embedded systems needing hardware-rooted trust, with design focus on secure boot, remote attestation, and protected key storage in resource-constrained platforms.
FAQ
What is the primary interface protocol supported by the AT97SC3205T-H3M46-20?
The AT97SC3205T-H3M46-20 supports only the I²C interface (SM_DAT and SM_CLK pins) operating at 100 kHz Standard Mode or 400 kHz Fast Mode. It does not support SPI, UART, or LPC interfaces. Pull-up resistor values of 800 Ω on SM_DAT and 1.5 kΩ on SM_CLK are validated for stable 400 kHz operation, and SM_CLK duty cycle should be as close to 50% as possible to avoid communication timeouts.
Does the AT97SC3205T-H3M46-20 include FIPS-140-2 certification, and what components does it cover?
Yes, the AT97SC3205T-H3M46-20 is a FIPS-140-2 Level 2 certified module. Certification covers the integrated hardware random number generator (RNG), HMAC, AES-128, SHA-1, and RSA cryptographic engines - all implemented within the same silicon die. This certification applies to the complete module, not individual blocks, and is documented in the official NIST certificate listing for this part number.
How is the 2066-byte NV storage in the AT97SC3205T-H3M46-20 accessed and secured?
The AT97SC3205T-H3M46-20 provides 2066 bytes of user-defined non-volatile storage accessible via standard TCG TPM 1.2 commands (e.g., TPM_NV_DefineSpace, TPM_NV_Write). Each NV index is protected by authorization policies (e.g., password, physical presence), and writes are subject to TPM-locality and session-based HMAC validation. Storage resides in dedicated EEPROM separate from RSA key storage and persists across power cycles.
What is the function of the GPIO-Express-00 pin on the AT97SC3205T-H3M46-20, and how is it configured?
The GPIO-Express-00 pin on the AT97SC3205T-H3M46-20 is hard-mapped to TPM_NV_INDEX_GPIO_00 and provides persistent, TPM-secured GPIO state storage. It features an internal pull-up resistor and defaults to input mode. When used, it allows platform firmware to store and retrieve GPIO configuration or status in NV memory without custom index definition - simplifying integration for applications requiring tamper-evident hardware state tracking.
Can the AT97SC3205T-H3M46-20 enter and recover from low-power sleep autonomously?
Yes, the AT97SC3205T-H3M46-20 automatically enters low-power sleep when idle and remains in that state until explicitly woken. Recovery requires a synchronized dual active-low pulse on both TWI_Wakeup# pins - a hardware-level requirement enforced by the internal state machine. This mechanism prevents accidental wake events and ensures deterministic power-state transitions during deep-sleep use cases like extended standby in medical or industrial equipment.
AT97SC3205T-H3M46-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- Trusted Platform Module (TPM)
- Core Processor:
- AVR
- Program Memory Type:
- EEPROM
- Controller Series:
- -
- RAM Size:
- -
- Interface:
- I2C
- Number of I/O:
- 4
- Voltage - Supply:
- 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
AT97SC3205T-H3M46-20 FAQ
1.How can I place an order for AT97SC3205T-H3M46-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT97SC3205T-H3M46-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT97SC3205T-H3M46-20 reliable?
The price and inventory of AT97SC3205T-H3M46-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT97SC3205T-H3M46-20 is usually 5 days.
3.What payment methods are accepted for AT97SC3205T-H3M46-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT97SC3205T-H3M46-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT97SC3205T-H3M46-20?
AT97SC3205T-H3M46-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT97SC3205T-H3M46-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT97SC3205T-H3M46-20?
For technical support, including AT97SC3205T-H3M46-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT97SC3205T-H3M46-20 requirements.
6.How does Aetrix verify that AT97SC3205T-H3M46-20 is sourced from the original manufacturer or authorized distributors?
All AT97SC3205T-H3M46-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT97SC3205T-H3M46-20 meets industry standards.
7.What is the process for return or replacement of AT97SC3205T-H3M46-20?
All AT97SC3205T-H3M46-20 units undergo pre-shipment inspection (PSI). If there is an issue with AT97SC3205T-H3M46-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT97SC3205T-H3M46-20 part is unused and in its original packaging.
Return procedure for AT97SC3205T-H3M46-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT97SC3205T-H3M46-20 Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

