Microchip Technology AT97SC3205T-U3A16-20
- Part No.:
- AT97SC3205T-U3A16-20
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT97SC3205T-U3A16-20.pdf
- Description:
- IC CRYPTO TPM TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,285
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT97SC3205T-U3A16-20 from Microchip Technology (formerly Atmel) is a TCG-compliant Trusted Platform Module (TPM) 1.2 security IC implementing hardware-based asymmetric cryptography, FIPS-140-2 certified RNG/AES/SHA/RSA engines, and 2066-byte NV user storage. It integrates an AVR® RISC microprocessor and operates at 3.3V with I²C interface up to 400kHz for secure boot and platform authentication in embedded systems.
For engineers reviewing the AT97SC3205T-U3A16-20 datasheet, AT97SC3205T-U3A16-20 pinout, AT97SC3205T-U3A16-20 application, or AT97SC3205T-U3A16-20 equivalent, key selection criteria include TPM 1.2 compliance, I²C timing constraints (SM_DAT/SM_CLK pull-up guidance), GPIO-Express-00 mapping to TPM_NV_INDEX_GPIO_00, low-power TWI_Wakeup# recovery sequence, and dual-package support (28-pin TSSOP / 32-pad QFN).
Technical Context
The AT97SC3205T-U3A16-20 implements the full TCG TPM 1.2 specification stack in silicon, including command parsing, cryptographic acceleration, and secure key management via internal EEPROM. Its AVR CPU executes firmware that enforces physical security countermeasures and manages dynamic RSA key caching without host intervention.
Communication occurs exclusively over a two-wire I²C interface (SM_DAT/SM_CLK) supporting both Standard (100kHz) and Fast Mode (400kHz), with strict timing requirements on clock duty cycle and external pull-up values (800Ω on SM_DAT, 1.5kΩ on SM_CLK confirmed for 400kHz stability). The device enters automatic low-power sleep when idle and recovers only upon dual active-low assertion of TWI_Wakeup# pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| TCG Compliance | Full TPM 1.2 specification implementation - enables standardized secure boot, remote attestation, and sealed storage across OS and firmware layers. |
| Crypto Engines | FIPS-140-2 certified RNG, HMAC, AES, SHA-1, and RSA - provides cryptographically validated primitives for key generation and protocol execution. |
| I²C Interface | 400kHz Fast Mode / 100kHz Standard Mode - requires precise external pull-up sizing (800Ω SM_DAT, 1.5kΩ SM_CLK) and 50% clock duty cycle for reliable high-speed operation. |
| Supply Voltage | 3.3V ±10% - mandates tight decoupling: 2200–4700pF capacitor <5mm from each VCC–GND pair plus 0.1μF at VCC node <10mm from device. |
| NV Storage | 2066 bytes user-defined data space - allocated in TPM NV indices, accessible via TCG commands with authorization controls. |
| Operating Temp | Industrial range: −40°C to +85°C - validated for extended thermal environments in industrial control and network infrastructure. |
| Package Options | 28-pin Thin TSSOP (4.4×9.7mm, 0.65mm pitch) or 32-pad QFN (4.0×4.0mm, 0.40mm pitch) - both RoHS-compliant and lead-free. |
Pinout & Package
AT97SC3205T-U3A16-20 is available in two RoHS-compliant packages: 28-pin Thin TSSOP (4.40mm × 9.70mm body, 0.65mm pitch) and 32-pad QFN (4.00mm × 4.00mm body, 0.40mm pitch). Pin functions are identical across packages; NC pins differ per variant and must be tied per datasheet guidance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | 3.3V main supply requiring dedicated high-frequency decoupling (2200–4700pF <5mm to adjacent GND) and bulk bypass (0.1μF <10mm). |
| LRESET# | Active-low reset input | Minimum 2μs pulse required; must remain asserted until VCC stabilizes at power-up to prevent undefined state. |
| SM_DAT / SM_CLK | I²C bidirectional data / clock | Interface operates at 100/400kHz; SM_DAT pull-up = 800Ω, SM_CLK pull-up = 1.5kΩ for stable Fast Mode; 50% clock duty cycle improves noise margin. |
| GPIO-Express-00 | Dedicated NV-indexed GPIO | Maps to TPM_NV_INDEX_GPIO_00; internal pull-up; left floating if unused; used for XOR chain output during I/O test mode. |
| PP/GPIO | Physical presence indicator | Hardware-level tamper detection signal; active-high; internal pull-down; floats when unused; triggers TPM physical presence protocols. |
| TWI_Wakeup# | Low-power recovery trigger | Two independent pins (TSSOP pin 7 & 22, QFN pin 19 & 24); both must be pulsed low to exit deep sleep after TPM_DeepSleep command. |
Key Features
| Feature | Design Value |
|---|---|
| TCG TPM 1.2 Certification | Enables interoperable trusted computing across BIOS, OS, and hypervisor layers without custom driver development. |
| FIPS-140-2 Validated Crypto | Provides auditable, standards-compliant RNG, AES, SHA-1, HMAC, and RSA - eliminates need for external crypto co-processors in regulated deployments. |
| Integrated AVR RISC Core | Executes TPM firmware with deterministic timing and physical security hardening - prevents side-channel leakage during key operations. |
| 2066-Byte User NV Space | Allocated as persistent, authorization-protected TPM NV indices - supports custom secure storage for keys, certificates, or policy data. |
| Dynamic Key Cache Management | Automatically handles RSA key loading/unloading via TPM_FlushSpecific/TPM_LoadKey2 - reduces host software complexity and latency. |
Applications
| Server Platform Security | Industrial Control Authentication |
|---|---|
Use Scenario: Secure boot and firmware integrity verification in rack-mounted servers and edge compute nodes. IC Role / Device Role / Timing Role: TPM 1.2 root-of-trust IC performing SHA-1 hashing of boot firmware, RSA signature verification, and sealed storage of measurement logs. Use Value: Prevents unauthorized firmware modification by binding cryptographic keys to hardware state; meets PCI-DSS and NIST SP 800-147B requirements. | Use Scenario: Authentication of field-programmable logic controllers (PLCs) and HMIs in factory automation networks. IC Role / Device Role / Timing Role: Hardware-enforced identity binding and secure credential storage for TLS mutual authentication with SCADA systems. Use Value: Ensures only authorized firmware updates execute; resists cloning via unique device keys stored in internal EEPROM. |
| Network Equipment Trust Anchor | Embedded Medical Device Integrity |
Use Scenario: Secure provisioning and certificate lifecycle management in enterprise switches and firewalls. IC Role / Device Role / Timing Role: TPM-resident private key generation and signing for X.509 certificate issuance; NV storage for CA trust anchors. Use Value: Eliminates reliance on external HSMs for device identity; enables zero-touch enrollment in PKI infrastructures. | Use Scenario: Firmware validation and audit log sealing in FDA-regulated diagnostic imaging equipment. IC Role / Device Role / Timing Role: Cryptographic hash chaining of boot stages and runtime logs using TPM PCR registers and FIPS-certified SHA-1 engine. Use Value: Provides verifiable, tamper-evident audit trail required under IEC 62304 and FDA 21 CFR Part 11. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TPM security applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon SLB9670 | TPM 2.0 compliant; supports SHA-256 and ECC; higher performance crypto engine; different I²C address and command set. | Required for new designs targeting Windows 11 or Linux kernel ≥5.12; not backward-compatible with TPM 1.2 host stacks. | Select SLB9670 only when upgrading to TPM 2.0 mandates; AT97SC3205T-U3A16-20 remains optimal for legacy TPM 1.2 ecosystems. |
| Nuvoton NPCT750 | TPM 1.2 compliant; integrated temperature sensor; slightly lower max I²C speed (100kHz only); different GPIO mapping and NV index layout. | Suitable for cost-sensitive industrial gateways where extended temperature monitoring adds value; lacks 400kHz I²C support. | Choose NPCT750 when thermal sensing is required and 400kHz throughput is unnecessary; AT97SC3205T-U3A16-20 preferred for high-throughput secure boot paths. |
Compared with Infineon SLB9670 and Nuvoton NPCT750, the AT97SC3205T-U3A16-20 delivers verified TPM 1.2 interoperability with mature driver support, 400kHz I²C for fast measurement logging, and FIPS-140-2 certification covering all core crypto engines - making it the most robust choice for maintaining compatibility in deployed industrial and server platforms.
Availability
AT97SC3205T-U3A16-20 is available at Aetrix Electronics and suitable for server platform security, industrial control authentication, and network equipment trust anchor applications requiring stable component supply and long-term lifecycle assurance.
Supply support for AT97SC3205T-U3A16-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full product support, documentation, and manufacturing continuity for the AT97SC3205T series.
The AT97SC3205T-U3A16-20 belongs to Atmel's Trusted Platform Module family, designed specifically to deliver certified, single-chip TPM 1.2 functionality for embedded systems requiring hardware-rooted security without external crypto components.
FAQ
What is the primary compliance standard met by the AT97SC3205T-U3A16-20?
The AT97SC3205T-U3A16-20 fully complies with the Trusted Computing Group (TCG) Trusted Platform Module (TPM) Version 1.2 Specification. It implements all mandatory command sets, PCR architecture, and key hierarchy defined in the standard, enabling interoperable trusted computing across BIOS, OS, and firmware layers. This compliance is foundational to its role as a hardware root-of-trust in server, industrial, and network equipment.
Does the AT97SC3205T-U3A16-20 support both TSSOP and QFN packages, and how do they differ electrically?
Yes, the AT97SC3205T-U3A16-20 is offered in both 28-pin Thin TSSOP and 32-pad QFN packages. Electrically, pin functions and I/O characteristics are identical between packages - including VCC, GND, SM_DAT, SM_CLK, GPIO-Express-00, and TWI_Wakeup# behavior. Only mechanical dimensions, thermal performance, and NC pin count differ; no redesign or firmware change is needed when migrating between them.
What are the exact I²C pull-up resistor values recommended for reliable 400kHz operation of the AT97SC3205T-U3A16-20?
For stable 400kHz Fast Mode I²C operation, the AT97SC3205T-U3A16-20 datasheet specifies 800Ω on the SM_DAT line and 1.5kΩ on the SM_CLK line. These values were validated to ensure signal integrity, rise/fall time compliance, and noise immunity. Deviating significantly may cause communication failures, especially under temperature or capacitive load variations.
How does the AT97SC3205T-U3A16-20 manage RSA key storage and caching?
The AT97SC3205T-U3A16-20 uses internal EEPROM for persistent RSA key storage and implements a dynamic hardware-managed key cache. It automatically loads keys into SRAM upon TPM_LoadKey2 and evicts them via TPM_FlushSpecific without host intervention. This eliminates software overhead for memory management while maintaining isolation between keys and preventing leakage across sessions.
What is the function of the TWI_Wakeup# pins on the AT97SC3205T-U3A16-20, and how must they be driven?
The AT97SC3205T-U3A16-20 features two TWI_Wakeup# pins (TSSOP pins 7 & 22; QFN pins 19 & 24) that jointly enable recovery from low-power deep sleep. To exit sleep, both pins must be pulsed active-low simultaneously. If unused, pin 7 may float or tie to GND; pin 22 must be tied to GND or VCC - failure to assert both correctly will leave the device unresponsive after TPM_DeepSleep.
AT97SC3205T-U3A16-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- Trusted Platform Module (TPM)
- Core Processor:
- AVR
- Program Memory Type:
- EEPROM
- Controller Series:
- -
- RAM Size:
- -
- Interface:
- I2C
- Number of I/O:
- 4
- Voltage - Supply:
- 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP
AT97SC3205T-U3A16-20 FAQ
1.How can I place an order for AT97SC3205T-U3A16-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT97SC3205T-U3A16-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT97SC3205T-U3A16-20 reliable?
The price and inventory of AT97SC3205T-U3A16-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT97SC3205T-U3A16-20 is usually 5 days.
3.What payment methods are accepted for AT97SC3205T-U3A16-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT97SC3205T-U3A16-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT97SC3205T-U3A16-20?
AT97SC3205T-U3A16-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT97SC3205T-U3A16-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT97SC3205T-U3A16-20?
For technical support, including AT97SC3205T-U3A16-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT97SC3205T-U3A16-20 requirements.
6.How does Aetrix verify that AT97SC3205T-U3A16-20 is sourced from the original manufacturer or authorized distributors?
All AT97SC3205T-U3A16-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT97SC3205T-U3A16-20 meets industry standards.
7.What is the process for return or replacement of AT97SC3205T-U3A16-20?
All AT97SC3205T-U3A16-20 units undergo pre-shipment inspection (PSI). If there is an issue with AT97SC3205T-U3A16-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT97SC3205T-U3A16-20 part is unused and in its original packaging.
Return procedure for AT97SC3205T-U3A16-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT97SC3205T-U3A16-20 Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
