Microchip Technology AT97SC3205-U3A15-20
- Part No.:
- AT97SC3205-U3A15-20
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 28-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AT97SC3205-U3A15-20.pdf
- Description:
- IC CRYPTO TPM 28TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,946
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AT97SC3205-U3A15-20 from Microchip (acquired Atmel) is a TCG-compliant Trusted Platform Module (TPM) 1.2 security IC implementing hardware-based asymmetric cryptography, FIPS-140-2 certified RNG/AES/SHA/RSA engines, and 2066-byte NV user storage. It integrates an AVR RISC microprocessor and operates at 3.3V with SPI interface up to 45MHz - deployed in PC motherboard firmware stacks for secure boot and key attestation.
For engineers reviewing the AT97SC3205-U3A15-20 datasheet, AT97SC3205-U3A15-20 pinout, AT97SC3205-U3A15-20 application, or AT97SC3205-U3A15-20 equivalent, this page delivers verified package mapping (32-pin QFN), SPI-TIS 1.3 interface compliance, FIPS-140-2 module certification scope, GPIO express indexing, and physical presence signaling - all critical for BIOS integration and tamper-aware system design.
Technical Context
The AT97SC3205-U3A15-20 implements the TCG TPM 1.2 specification using an on-die AVR 8-bit RISC CPU with dedicated crypto acceleration hardware for RSA key generation, HMAC, AES encryption, and SHA hashing. Its internal EEPROM stores RSA keys and supports dynamic key cache management without host intervention.
It communicates exclusively via SPI (TIS 1.3 compliant) with active-low signals including SPI_CS#, SPI_RST#, PIRQ#, and PP/GPIO for hardware physical presence assertion. The chip includes tamper detection via XTamper pin and enters low-power mode automatically during idle periods - no software control required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| TCG Compliance | TPM 1.2 and PC Client-Specific TIS 1.3 - ensures interoperability with Windows BitLocker, Linux tpm-tools, and UEFI firmware stacks. |
| Crypto Engines | FIPS-140-2 certified RNG, HMAC, AES, SHA, RSA - enables trusted key generation and cryptographic operations within a validated boundary. |
| SPI Interface | Up to 45MHz clock rate; typical PC operation 24–33MHz - supports high-throughput command/response cycles in BIOS runtime. |
| NV Storage | 2066 bytes user-defined data space - sufficient for platform configuration hashes, sealed secrets, and persistent policy objects. |
| Supply Voltage | 3.3V ±10% - matches standard PC motherboard VCC_IO rail; requires local 2200–4700pF decoupling per VCC pin. |
| Operating Temp | −40°C to +85°C industrial grade - qualified for embedded systems outside consumer PC chassis environments. |
| Package | 32-pad QFN (32M3), 4.0×4.0×0.9mm, 0.4mm pitch - surface-mount compatible with automated SMT assembly and thermal pad grounding. |
Pinout & Package
AT97SC3205-U3A15-20 uses the 32-pad QFN (32M3) package: 4.0×4.0×0.9mm body, 0.4mm pitch, exposed thermal pad tied internally to GND. Pin 1 marked by corner cut; substrate center pad must be connected to system ground for EMI and thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | 3.3V main supply; two pins require individual 2200–4700pF decoupling capacitors placed ≤5mm from each pin to adjacent GND. |
| GND | Ground reference | Multiple GND pins (including thermal pad) ensure low-impedance return path; thermal pad must be soldered to PCB ground plane. |
| MISO / MOSI / SPI_CLK / SPI_CS# / SPI_RST# / PIRQ# | SPI bus interface | Full-duplex SPI slave interface compliant with TIS 1.3; PIRQ# provides active-low interrupt signaling to host chipset. |
| PP/GPIO | Hardware physical presence | Active-high signal indicating user-initiated TPM reset or clear; internal pull-down requires floating or grounded connection when unused. |
| TestBI/GPIO/XTamper | Multiplexed terminal | Configurable as GPIO, external tamper input (active-high), or manufacturing test pin; unused state requires tie to GND via 4.7kΩ resistor. |
| GPIO Express-00 | Dedicated NV-indexed GPIO | Hardwired to TPM_NV_INDEX_GPIO_00; internal pull-up allows floating when unused; used for platform-specific status signaling. |
Key Features
| Feature | Design Value |
|---|---|
| FIPS-140-2 Level 2 Certification | Validated RNG, AES, SHA, HMAC, and RSA engines enable use in government and regulated enterprise deployments requiring cryptographic module validation. |
| Integrated AVR RISC Core | On-chip 8-bit processor executes TPM firmware independently - eliminates need for external controller and reduces BOM count. |
| Hardware Key Management | Dynamic internal EEPROM key cache handles multiple RSA keys; managed autonomously via TPM_FlushSpecific/TPM_LoadKey2 commands without host OS involvement. |
| Physical Presence Support | Dedicated PP/GPIO pin enforces user confirmation before sensitive operations (e.g., TPM Clear), satisfying TCG PC Client requirements for tamper-resistant authorization. |
| Tamper Detection Input | XTamper function on TestBI pin enables connection to chassis intrusion switches or voltage monitors - triggers TPM self-destruct sequence upon unauthorized access. |
Applications
| Secure Boot Validation | Platform Configuration Integrity |
|---|---|
Use Scenario: Verifying signed bootloader and kernel images during POST before execution. IC Role / Device Role / Timing Role: TPM acts as root-of-trust anchor, measuring hash chains into Platform Configuration Registers (PCRs) and signing attestations with embedded RSA keys. Use Value: Prevents bootkit and firmware-level malware persistence by cryptographically binding execution state to hardware identity and measured code. | Use Scenario: Storing and sealing cryptographic keys to specific hardware/software configurations (e.g., BIOS version, driver set). IC Role / Device Role / Timing Role: TPM serves as sealed storage controller - keys are only released if current PCR values match those recorded at seal time. Use Value: Enables conditional decryption of disk encryption keys (e.g., BitLocker) only when platform integrity is verified - blocks offline attacks after hardware changes. |
| Firmware Update Authentication | Remote Attestation Service |
Use Scenario: Authenticating digitally signed firmware updates prior to flashing on embedded controllers or BMCs. IC Role / Device Role / Timing Role: TPM validates ECDSA or RSA signatures using its internal public key infrastructure and reports verification status via TPM_Quote command. Use Value: Ensures only vendor-signed firmware executes - prevents supply-chain compromise and malicious OTA updates in networked devices. | Use Scenario: Proving platform identity and health state to cloud services or remote administrators. IC Role / Device Role / Timing Role: TPM generates signed PCR quotes containing real-time measurements of boot process and runtime software stack. Use Value: Allows zero-trust infrastructure to grant network access only to verified, uncompromised endpoints - foundational for confidential computing deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TPM security module applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon SLB9670 | TPM 2.0 compliant; supports ECC and SHA-256; higher SPI clock (66MHz); different pinout and register map. | Required for Windows 11 and newer UEFI platforms mandating TPM 2.0; not backward-compatible with legacy TPM 1.2 firmware. | Select SLB9670 when upgrading to TPM 2.0 ecosystems; AT97SC3205-U3A15-20 remains optimal for legacy BIOS and TPM 1.2-only designs. |
| Nuvoton NPCT750 | TPM 1.2 compliant; integrated LPC interface (not SPI); smaller 5×5mm QFN; lacks FIPS-140-2 certification for full module. | Targeted at cost-sensitive LPC-based motherboards; requires different host interface logic and driver stack than SPI-based AT97SC3205-U3A15-20. | Choose NPCT750 only for LPC architecture constraints; AT97SC3205-U3A15-20 offers certified crypto and SPI flexibility for modern embedded designs. |
Compared with SLB9670 and NPCT750, the AT97SC3205-U3A15-20 uniquely combines FIPS-140-2 module certification, SPI-TIS 1.3 compatibility, and industrial temperature support in a compact QFN - making it the preferred choice for long-lifecycle embedded systems requiring validated TPM 1.2 functionality without architectural overhaul.
Availability
AT97SC3205-U3A15-20 is available at Aetrix Electronics and suitable for secure boot validation, platform integrity attestation, firmware update authentication, and remote attestation services requiring stable component supply across extended product lifecycles.
Supply support for AT97SC3205-U3A15-20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology acquired Atmel in 2016 and maintains full support for legacy Atmel security products including the AT97SC3205 series.
The AT97SC3205 belongs to Atmel's Trusted Platform Module product line, designed specifically to deliver certified, turnkey hardware security for PC client platforms and industrial embedded systems requiring TCG-compliant root-of-trust functionality.
FAQ
What is the interface protocol supported by the AT97SC3205-U3A15-20?
The AT97SC3205-U3A15-20 supports only the Serial Peripheral Interface (SPI) protocol, compliant with the TCG PC Client-Specific TPM Interface Specification (TIS) Version 1.3. It does not support LPC, I²C, or UART interfaces. The SPI interface operates up to 45MHz, though typical PC implementations use 24–33MHz for timing margin and noise immunity. All command/response transactions follow TIS-defined framing and timing requirements.
Does the AT97SC3205-U3A15-20 include FIPS-140-2 certification?
Yes, the AT97SC3205-U3A15-20 is FIPS-140-2 Level 2 certified as a complete module, covering its hardware random number generator (RNG), HMAC, AES, SHA, and RSA cryptographic engines. This certification applies to the entire device - not just individual algorithms - and was validated under the NIST Cryptographic Module Validation Program. The certification remains valid for the AT97SC3205-U3A15-20 part number as shipped by Microchip.
What is the purpose of the PP/GPIO pin on the AT97SC3205-U3A15-20?
The PP/GPIO pin on the AT97SC3205-U3A15-20 serves as the Hardware Physical Presence indicator, asserted active-high to confirm user authorization before executing sensitive TPM commands such as TPM_Clear or TPM_OwnerSetDisable. It is internally pulled down, so it must be left floating or tied to ground when unused. Its function is mandated by the TCG PC Client specification to prevent unauthorized administrative actions without physical user interaction.
Can the AT97SC3205-U3A15-20 be used in industrial temperature environments?
Yes, the AT97SC3205-U3A15-20 is rated for industrial temperature operation from −40°C to +85°C. This rating is confirmed in the official Atmel ordering information and applies to the U3A15-20 variant, which uses the 32-pin QFN (32M3) package. The device maintains full TCG TPM 1.2 functionality, SPI timing compliance, and FIPS-140-2 cryptographic operation across this full range without derating.
How much non-volatile user storage does the AT97SC3205-U3A15-20 provide?
The AT97SC3205-U3A15-20 provides 2066 bytes of NV storage space for user-defined data, allocated in the TPM's NV index space. This space is distinct from the internal EEPROM used for RSA key storage and is accessible via standard TCG commands like TPM_NV_DefineSpace and TPM_NV_Write. It supports write-once and read/write attributes per index, enabling flexible use for platform configuration hashes, sealed secrets, or policy objects.
AT97SC3205-U3A15-20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Trusted Platform Module (TPM)
- Core Processor:
- AVR
- Program Memory Type:
- EEPROM
- Controller Series:
- -
- RAM Size:
- -
- Interface:
- SPI
- Number of I/O:
- 4
- Voltage - Supply:
- 3.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-TSSOP
AT97SC3205-U3A15-20 FAQ
1.How can I place an order for AT97SC3205-U3A15-20 through Aetrix?
Please submit a Request for Quotation (RFQ) for AT97SC3205-U3A15-20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AT97SC3205-U3A15-20 reliable?
The price and inventory of AT97SC3205-U3A15-20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AT97SC3205-U3A15-20 is usually 5 days.
3.What payment methods are accepted for AT97SC3205-U3A15-20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AT97SC3205-U3A15-20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AT97SC3205-U3A15-20?
AT97SC3205-U3A15-20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AT97SC3205-U3A15-20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AT97SC3205-U3A15-20?
For technical support, including AT97SC3205-U3A15-20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AT97SC3205-U3A15-20 requirements.
6.How does Aetrix verify that AT97SC3205-U3A15-20 is sourced from the original manufacturer or authorized distributors?
All AT97SC3205-U3A15-20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AT97SC3205-U3A15-20 meets industry standards.
7.What is the process for return or replacement of AT97SC3205-U3A15-20?
All AT97SC3205-U3A15-20 units undergo pre-shipment inspection (PSI). If there is an issue with AT97SC3205-U3A15-20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AT97SC3205-U3A15-20 part is unused and in its original packaging.
Return procedure for AT97SC3205-U3A15-20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AT97SC3205-U3A15-20 Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
