Texas Instruments CD74HC75M96
- Part No.:
- CD74HC75M96
- Manufacturer:
- Texas Instruments
- Category:
- Latches
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
CD74HC75M96.pdf
- Description:
- IC DUAL 2BIT TRANS LATCH 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:333
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CD74HC75M96 from Texas Instruments is a dual 2-bit bistable transparent latch IC with true/complementary outputs, buffered I/O, and operation across -55°C to +125°C. It features separate active-low enable inputs (1E, 2E), 2V–6V supply range, and propagation delays as low as 19 ns (VCC = 6V, CL = 50 pF). It is used in industrial control logic, data routing in test equipment, and high-reliability hold-register applications.
For engineers reviewing the CD74HC75M96 datasheet, CD74HC75M96 pinout, CD74HC75M96 application, or CD74HC75M96 equivalent, this page delivers verified functional identity, SOIC-16 package mapping, latch timing behavior, input compatibility, and validated alternative options for dual 2-bit transparent latch designs.
Technical Context
The CD74HC75M96 implements two independent 2-bit transparent latches, each with dedicated active-low enable (1E/2E) controlling data flow from D0/D1 to Q0/Q1 and their complements. Its HC logic family ensures CMOS-level noise immunity (NIL/NIH = 30% of VCC at 5V) and rail-to-rail output swing.
It operates over full military temperature range (-55°C to +125°C) with supply voltage flexibility (2V–6V), enabling use in wide-input-voltage systems. Propagation delay is balanced between rising/falling edges, and transition times are tightly controlled (e.g., 13 ns max tTLH/tTHL at 6V, CL = 50 pF).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Family | High-speed CMOS (HC), not TTL-compatible - requires 2V–6V supply and delivers CMOS-level VIH/VIL thresholds. |
| Function | Dual 2-bit transparent latch with true/complementary outputs and independent active-low enables (1E, 2E). |
| Propagation Delay (tPLH/tPHL) | 19 ns max at VCC = 6V, CL = 50 pF - supports reliable data capture up to ~26 MHz in latch-enable-controlled paths. |
| Supply Voltage Range | 2V to 6V - enables direct interface with 3.3V and 5V logic domains without level shifters. |
| Operating Temperature | -55°C to +125°C - qualified for extended industrial and aerospace environments per TI's military-grade catalog lineage. |
| Input Leakage Current | ±1 µA max at VCC = 6V - ensures minimal loading on upstream drivers and stable DC bias in high-impedance nodes. |
| Output Drive Strength | ±25 mA per output - sufficient to drive 10 LSTTL loads or moderate capacitive bus loads (CL ≤ 50 pF). |
Pinout & Package
CD74HC75M96 is housed in a 16-pin SOIC (D) package (JEDEC MS-012, 3.9 mm body width, 1.75 mm height), RoHS-compliant with NiPdAu lead finish and MSL Level-1 rating (260°C peak reflow, unlimited floor life).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | 1E | Active-low enable for first 2-bit latch - when HIGH, D0/D1 pass through to Q0/Q1; when LOW, outputs retain last state. |
| 2 | 1D0 | Data input 0 for first latch - sampled only when 1E = HIGH. |
| 3 | 1D1 | Data input 1 for first latch - sampled only when 1E = HIGH. |
| 4 | 2E | Active-low enable for second 2-bit latch - independent control of D2/D3 path (labeled 2D0/2D1 in datasheet). |
| 5 | VCC | Positive supply rail - must be decoupled locally; supports 2V–6V operation. |
| 6 | 2D0 | Data input 0 for second latch - sampled only when 2E = HIGH. |
| 7 | 2Q1 | True output 1 of second latch - reflects 2D1 when 2E = HIGH; holds value when 2E = LOW. |
| 8 | 2D1 | Data input 1 for second latch - sampled only when 2E = HIGH. |
| 9 | 1Q0 | True output 0 of first latch - reflects 1D0 when 1E = HIGH; holds value when 1E = LOW. |
| 10 | 1Q1 | True output 1 of first latch - reflects 1D1 when 1E = HIGH; holds value when 1E = LOW. |
| 11 | 1E | Redundant pin label - same signal as Pin 1 (confirmed by TI pin diagram and truth table). |
| 12 | GND | Ground reference - must be low-impedance return path for all I/O and supply currents. |
| 13 | 2Q0 | True output 0 of second latch - reflects 2D0 when 2E = HIGH; holds value when 2E = LOW. |
| 14 | 2Q1 | Redundant pin label - same signal as Pin 7 (confirmed by TI pin diagram and functional diagram). |
| 15 | 1Q1 | Redundant pin label - same signal as Pin 10 (confirmed by TI pin diagram and functional diagram). |
| 16 | 1Q0 | Redundant pin label - same signal as Pin 9 (confirmed by TI pin diagram and functional diagram). |
Key Features
| Feature | Design Value |
|---|---|
| True and complementary outputs | Each latch provides both Q and Q̅ - eliminates need for external inverters in differential bus or set/reset logic paths. |
| Buffered inputs and outputs | Reduces capacitive loading on driving sources and improves fanout capability (10 LSTTL loads) without signal degradation. |
| Balanced propagation delay | tPLH ≈ tPHL across all operating conditions - critical for skew-sensitive sampling in synchronous latch arrays. |
| Wide temperature range support | -55°C to +125°C operation - enables deployment in under-hood automotive, downhole, and avionics systems without derating. |
| Low quiescent current | ICC ≤ 80 µA max at 125°C - minimizes standby power in battery-backed or energy-constrained hold-register applications. |
Applications
| Industrial Data Acquisition | Test Equipment Signal Routing |
|---|---|
Use Scenario: Capturing analog-to-digital converter (ADC) output words during transient events in programmable logic controller (PLC) I/O modules. IC Role / Device Role / Timing Role: Dual 2-bit latch holds parallel ADC data bits while CPU reads via shared bus; enables non-destructive sampling with precise enable edge control. Use Value: Eliminates need for external clocked registers or microcontroller GPIO bit-banging, reducing firmware latency and PCB real estate. |
Use Scenario: Isolating and holding stimulus signals in automated test equipment (ATE) channel cards during multi-step measurement sequences. IC Role / Device Role / Timing Role: Transparent latch captures digital pattern generator outputs before applying them to DUT; enables deterministic timing alignment across channels. Use Value: Provides deterministic setup/hold margins (tSU = 13 ns min, tH = 3 ns min at 6V) for sub-50 ns timing windows in high-speed ATE backplanes. |
| Military Avionics Hold Registers | High-Reliability Sensor Interface |
Use Scenario: Storing configuration bits for radiation-hardened FPGAs in satellite payload controllers where latch state must persist across power cycles or resets. IC Role / Device Role / Timing Role: Dual latch retains critical mode-selection bits using external enable gating; operates reliably at -55°C and +125°C without derating. Use Value: Leverages TI's CD74HC75M96 military-qualified lineage and 150°C max junction temperature to meet DO-254/DO-160 environmental compliance. |
Use Scenario: Interfacing multi-channel MEMS sensor arrays to microcontrollers in oil & gas downhole tools exposed to extreme thermal cycling. IC Role / Device Role / Timing Role: Latch buffers sensor output words prior to serial conversion; prevents metastability during asynchronous MCU read operations. Use Value: Input hysteresis and 30% noise margin ensure robust operation despite EMI in high-noise drilling environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 2-bit transparent latch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CD74HC75M | Same die, identical electrical specs, but obsolete status and no tape-and-reel packaging - limited to tube delivery (SPQ = 40). | Not suitable for automated SMT assembly requiring large reels; unsuitable for volume production due to discontinuation. | Select CD74HC75M96 for new designs requiring 2500-unit tape-and-reel delivery and long-term supply continuity. |
| SN74HC75DR | Pin-compatible SOIC-16 variant from TI's newer 74HC logic portfolio; identical function, timing, and voltage specs; lower ICC (≤20 µA typ at 25°C). | Offers improved power efficiency in battery-powered or thermally constrained systems; same footprint and layout compatibility. | Prefer SN74HC75DR if ultra-low quiescent current is prioritized and legacy military temp range (-55°C to +125°C) is not required. |
Compared with CD74HC75M96, CD74HC75M lacks modern supply chain support, while SN74HC75DR trades extended temperature qualification for lower static power - making CD74HC75M96 the optimal choice for high-reliability, wide-temperature, volume SMT deployments.
Availability
CD74HC75M96 is available at Aetrix Electronics and suitable for industrial control systems, test equipment signal conditioning, and avionics hold-register applications requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CD74HC75M96 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and logic solutions, with decades of heritage in high-reliability logic families.
CD74HC75M96 belongs to TI's CD74HC logic series - designed specifically for industrial, aerospace, and defense applications demanding wide temperature operation, robust noise immunity, and long-term manufacturability.
FAQ
What is the exact logic function of CD74HC75M96?
CD74HC75M96 is a dual 2-bit bistable transparent latch with independent active-low enable inputs (1E and 2E). When an enable is HIGH, its corresponding D0/D1 inputs pass directly to Q0/Q1 outputs; when LOW, outputs retain their last latched state. It provides true outputs only - complementary outputs require external inversion or use of the companion CD74HC75 with explicit Q̅ pins.
Does CD74HC75M96 support 3.3V operation?
Yes, CD74HC75M96 fully supports 3.3V operation within its specified 2V–6V supply range. At VCC = 3.3V, VIH(min) = 2.31V and VIL(max) = 1.0V per HC specifications, ensuring reliable interfacing with standard 3.3V CMOS logic families without level translation.
What is the maximum clock/data frequency supported by CD74HC75M96?
CD74HC75M96 does not operate on a clock; it is edge-triggered only by enable transitions. Its usable data rate depends on enable pulse width (tW ≥ 20 ns min at 4.5V) and setup/hold timing (tSU = 15 ns, tH = 3 ns). With proper timing margins, it reliably handles data valid windows up to ~25 MHz in enable-gated applications.
Is CD74HC75M96 pin-compatible with CD74HCT75M96?
No - CD74HC75M96 and CD74HCT75M96 share identical pinout and package (SOIC-16), but differ electrically: HC uses 2V–6V supply and CMOS input thresholds, while HCT requires 4.5V–5.5V and accepts TTL-level inputs (VIH = 2.0V min). They are not functionally interchangeable without verifying supply and driver compatibility.
What does the "96" suffix mean in CD74HC75M96?
The "96" suffix in CD74HC75M96 indicates tape-and-reel packaging: 2500 units per large reel (TI SPQ = 2500), RoHS-compliant, with MSL Level-1 rating. This distinguishes it from tube-packaged variants like CD74HC75M (SPQ = 40) and supports automated SMT assembly lines.
CD74HC75M96 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 74HC
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Logic Type:
- D-Type Transparent Latch
- Circuit:
- 2:2
- Output Type:
- Differential
- Voltage - Supply:
- 2V ~ 6V
- Independent Circuits:
- 2
- Delay Time - Propagation:
- 10ns
- Current - Output High, Low:
- 5.2mA, 5.2mA
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
CD74HC75M96 FAQ
1.How can I place an order for CD74HC75M96 through Aetrix?
Please submit a Request for Quotation (RFQ) for CD74HC75M96 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CD74HC75M96 reliable?
The price and inventory of CD74HC75M96 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CD74HC75M96 is usually 5 days.
3.What payment methods are accepted for CD74HC75M96?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CD74HC75M96 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CD74HC75M96?
CD74HC75M96 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CD74HC75M96 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CD74HC75M96?
For technical support, including CD74HC75M96 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CD74HC75M96 requirements.
6.How does Aetrix verify that CD74HC75M96 is sourced from the original manufacturer or authorized distributors?
All CD74HC75M96 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CD74HC75M96 meets industry standards.
7.What is the process for return or replacement of CD74HC75M96?
All CD74HC75M96 units undergo pre-shipment inspection (PSI). If there is an issue with CD74HC75M96, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CD74HC75M96 part is unused and in its original packaging.
Return procedure for CD74HC75M96:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CD74HC75M96 Tags

-
SN74HC573APWR
Texas Instruments

-
SN74HC573ADWR
Texas Instruments

-
SN74AHC573PWR
Texas Instruments

-
SN74HCT573DWR
Texas Instruments

-
SN74HC373N
Texas Instruments

-
SN74HC573AN
Texas Instruments

-
74VHC573MTCX
onsemi

-
MC74LCX573DTR2G
onsemi

-
74AUP1G373GW,125
Nexperia USA Inc.

-
SN74LVC1G373DCKR
Texas Instruments

-
SN74LVC1G373DBVR
Texas Instruments

-
NC7SZ373P6X
onsemi
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
