Texas Instruments CP3CN17K38/NOPB
- Part No.:
- CP3CN17K38/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Application Specific Microcontrollers
- Package:
- 48-TFLGA, CSP
- Datasheet:
-
CP3CN17K38/NOPB.pdf
- Description:
- IC CPU RISC CAN 128-LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,287
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CP3CN17K38/NOPB from Texas Instruments is a reprogrammable connectivity processor featuring a CR16C RISC CPU core, 256 KB Flash program memory, 8 KB Flash data memory, and 10 KB SRAM. It integrates a full CAN 2.0B interface (up to 1 Mbps), dual 16-bit Multi-Function Timers, and Advanced Audio Interface for PCM/CVSD codec interfacing - deployed in industrial embedded gateways requiring robust serial bus coordination and low-power wake-up capability.
For engineers reviewing the CP3CN17K38/NOPB datasheet, CP3CN17K38/NOPB pinout, CP3CN17K38/NOPB application, or CP3CN17K38/NOPB equivalent, key selection criteria include its 48-pin CSP package, -40°C to +85°C industrial temperature range, CAN controller with 15 message buffers, triple clock architecture (12 MHz main + 32.768 kHz slow), and hardware DMA support across UART, AAI, and CVSD/PCM peripherals.
Technical Context
The CP3CN17K38/NOPB implements a pipelined CR16C core operating at up to 24 MHz derived from a 12 MHz external crystal via on-chip PLL, with zero-wait-state execution. Its Triple Clock and Reset module delivers three independent clocks: high-speed system clock (24 MHz), slow clock (32.768 kHz), and auxiliary clocks for peripheral timing.
Hardware peripherals are tightly coupled to the core bus: CAN, UART, Microwire/SPI, ACCESS.bus, and Advanced Audio Interface all use memory-mapped registers with single-cycle byte/word access. The four-channel DMA controller supports concurrent transfers between UART, AAI, and CVSD/PCM modules without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | CR16C RISC, pipelined, 24 MHz max operation, 41.7 ns instruction cycle |
| Flash Program Memory | 256 KB reprogrammable Flash, supports in-system programming and code security |
| Flash Data Memory | 8 KB non-volatile storage for user configuration settings |
| SRAM | 10 KB static RAM for stack, variables, and interrupt context retention |
| CAN Interface | Full CAN 2.0B compliant, 15 message buffers, 1 Mbps max bit rate, loopback/listen-only diagnostics |
| Package | 48-pin CSP (Chip Scale Package), 0.5 mm pitch, 4.0 × 4.0 mm footprint |
| Temperature Range | -40°C to +85°C industrial grade operation |
Pinout & Package
CP3CN17K38/NOPB is housed in a 48-pin Chip Scale Package (CSP) with 0.5 mm pitch and 4.0 × 4.0 mm body size. Pin functions are defined per TI SNOSA98C datasheet Section 27.2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO | I/O Power Supply | 2.5 V to 3.3 V supply for GPIO, UART, SPI, CAN transceiver I/O |
| VDDCORE | Core Logic Supply | 2.5 V supply for CR16C CPU, memory, and internal peripherals |
| XTAL1 / XTAL2 | Crystal Oscillator Inputs | Connects to 12 MHz fundamental-mode crystal for main clock generation |
| OSC32K | Slow Clock Input | Optional 32.768 kHz crystal input for power-save mode timing |
| CANH / CANL | CAN Bus Differential Pair | Direct connection to external CAN transceiver (e.g., SN65HVD230) |
| SDA / SCL | ACCESS.bus Interface | Open-drain bidirectional I²C-compatible interface for SMBus/ACCESS.bus slaves |
| TXD / RXD | UART Serial Interface | Asynchronous full-duplex communication with programmable baud rates |
| MISO / MOSI / SCLK / SS | Microwire/SPI Interface | 4-wire synchronous master/slave interface supporting 8-/16-bit transfers |
Key Features
| Feature | Design Value |
|---|---|
| Dual 16-bit Multi-Function Timer (MFT) | Supports PWM, input capture, and dual timer modes - enables motor control and pulse measurement without CPU load |
| Versatile Timer Unit (VTU) | Four independent 16-bit timer subsystems with 8-bit prescalers - provides flexible timing for audio frame sync, LED dimming, and real-time scheduling |
| Multi-Input Wake-Up (MIWU) | 16-channel edge-triggered wake source - allows selective exit from Halt/Idle/Power Save modes via CAN, UART, or GPIO events |
| Advanced Audio Interface (AAI) | Full-duplex synchronous serial interface supporting 8-/16-bit PCM frames and network mode - directly interfaces with TI TLV320AIC codecs |
| CVSD/PCM Conversion Module | Hardware-accelerated conversion per Bluetooth 1.0 spec - offloads voice encoding/decoding from CPU in hands-free systems |
Applications
| Industrial CAN Gateway | Automotive Diagnostic Tool |
|---|---|
Use Scenario: Aggregating sensor data from multiple CAN nodes in factory automation PLCs and forwarding to Ethernet/Wi-Fi backbone. IC Role / Device Role / Timing Role: Central connectivity processor managing CAN 2.0B traffic, buffering messages in 15 dedicated buffers, and synchronizing with external RTOS via 32.768 kHz watchdog timer. Use Value: Eliminates external protocol translation ICs by integrating CAN controller, UART, and SPI in one device with deterministic 1 Mbps throughput and hardware timestamping. | Use Scenario: Handheld OBD-II scanner performing live parameter monitoring and ECU reprogramming in service bays. IC Role / Device Role / Timing Role: Host-side CAN interface processor handling ISO 15765-2 transport layer, managing flash updates via in-system programming, and maintaining USB-to-CAN bridge using UART and AAI. Use Value: Enables field-upgradable firmware and secure bootloader via 256 KB Flash program memory and 8 KB Flash data memory for calibration tables. |
| VoIP Endpoint Controller | Smart Building Sensor Hub |
Use Scenario: Embedded SIP client in IP phone base station processing analog voice input and output via external codec. IC Role / Device Role / Timing Role: Audio interface controller using AAI and CVSD/PCM module to encode/decode Bluetooth-class voice streams while running lightweight RTOS on CR16C core. Use Value: Reduces BOM cost and PCB area by integrating audio conversion, CAN diagnostics, and debug interface (JTAG SDI) in single 48-pin CSP. | Use Scenario: Wireless HVAC controller collecting temperature, humidity, and occupancy data, then routing alerts over CAN to building management system. IC Role / Device Role / Timing Role: Low-power sensor aggregator using MIWU to wake on PIR motion event, then activating CAN and UART only during transmission bursts. Use Value: Achieves multi-year battery life via Halt mode (RAM retention) and selective peripheral activation - supported by four power modes and programmable I/O pull-ups. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPC5604B | Power Architecture core, 64 MB external memory support, no integrated CVSD/PCM or AAI | Targeted at automotive safety-critical systems with ASIL-B compliance; lacks audio interface hardware | Select when functional safety certification is required and audio processing is handled externally |
| STM32F407VGT6 | Cortex-M4F core, 1 MB Flash, 192 KB RAM, no native CAN 2.0B with 15 buffers or CVSD hardware | General-purpose MCU with FPU and DSP extensions; requires software-based audio codec implementation | Select when floating-point math, USB OTG, or Ethernet MAC are needed - but expect higher firmware development effort for CAN filtering and voice processing |
Compared with MPC5604B and STM32F407VGT6, CP3CN17K38/NOPB uniquely combines CAN 2.0B with hardware timestamping, integrated CVSD/PCM conversion, and AAI in a compact 48-pin CSP - reducing external component count and real-time audio latency in voice-enabled industrial gateways.
Availability
CP3CN17K38/NOPB is available at Aetrix Electronics and suitable for industrial CAN gateway design, automotive diagnostic tool development, VoIP endpoint control, smart building sensor aggregation, and low-power embedded connectivity applications requiring stable component supply across extended temperature ranges.
Supply support for CP3CN17K38/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The CP3CN17 product line was designed as a reprogrammable connectivity processor targeting cost-sensitive, low-power embedded systems requiring integrated CAN, audio, and multi-protocol serial interfaces - with emphasis on rapid time-to-market via pre-integrated software tools and reference designs.
FAQ
What is the maximum CAN bit rate supported by CP3CN17K38/NOPB?
The CP3CN17K38/NOPB supports a maximum CAN bit rate of 1 Mbps, compliant with ISO 11898-2 high-speed CAN physical layer requirements. This capability is enabled by its full CAN 2.0B controller with dedicated message buffers and hardware acceptance filtering. The CP3CN17K38/NOPB achieves this rate using the 24 MHz system clock with appropriate prescaler configuration, and includes loopback and listen-only diagnostic modes for validation.
Does CP3CN17K38/NOPB support in-system programming of its Flash memory?
Yes, CP3CN17K38/NOPB supports in-system programming (ISP) of both its 256 KB Flash program memory and 8 KB Flash data memory. Programming can be performed via the JTAG Serial Debug Interface (SDI) using TI's development tools or through the UART interface in boot mode. The CP3CN17K38/NOPB internally generates required programming voltages - no external VPP supply is needed - and includes Flash protection features to prevent accidental erasure or unauthorized access.
What power modes does CP3CN17K38/NOPB offer, and how does Multi-Input Wake-Up function?
CP3CN17K38/NOPB offers four power modes: Active, Power Save, Idle, and Halt. In Halt mode, CPU and most peripherals stop but SRAM and register contents are retained. The Multi-Input Wake-Up (MIWU) module provides 16 configurable input channels that detect rising/falling edges and generate wake interrupts - enabling exit from Halt, Idle, or Power Save modes. The CP3CN17K38/NOPB allows CAN, UART, ACCESS.bus, and GPIO signals to trigger wake-up, with each channel independently maskable and prioritizable.
Is CP3CN17K38/NOPB pin-compatible with other variants in the CP3CN17 family?
No, CP3CN17K38/NOPB is not pin-compatible with LQFP-100 variants such as CP3CN17G38. It uses a 48-pin CSP package with distinct pin mapping optimized for space-constrained designs, whereas the 100-pin LQFP version exposes additional external bus signals (address/data lines, chip selects) and more GPIOs. The CP3CN17K38/NOPB omits external memory interface pins entirely - confirming its role as a self-contained connectivity processor rather than a memory-expandable microcontroller.
What audio standards does the CVSD/PCM module in CP3CN17K38/NOPB support?
The CVSD/PCM module in CP3CN17K38/NOPB supports CVSD encoding as defined in Bluetooth specification 1.0, and PCM formats including 8-bit μ-Law, 8-bit A-Law, and 13–16-bit linear PCM. It performs bidirectional hardware-accelerated conversion between CVSD and PCM streams, enabling low-latency voice processing in hands-free systems. The CP3CN17K38/NOPB routes converted audio data directly to/from the Advanced Audio Interface (AAI) without CPU involvement, leveraging dedicated DMA channels for real-time throughput.
CP3CN17K38/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFLGA, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Applications:
- Connectivity Processor
- Core Processor:
- CR16C
- Program Memory Type:
- FLASH (256kB)
- Controller Series:
- CP3000
- RAM Size:
- 10K x 8
- Interface:
- AAI, ACCESS.bus, CAN, Microwire/SPI, UART/USART
- Number of I/O:
- 23
- Voltage - Supply:
- 2.25V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-PLGA (7x7)
CP3CN17K38/NOPB FAQ
1.How can I place an order for CP3CN17K38/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for CP3CN17K38/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CP3CN17K38/NOPB reliable?
The price and inventory of CP3CN17K38/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CP3CN17K38/NOPB is usually 5 days.
3.What payment methods are accepted for CP3CN17K38/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CP3CN17K38/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CP3CN17K38/NOPB?
CP3CN17K38/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CP3CN17K38/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CP3CN17K38/NOPB?
For technical support, including CP3CN17K38/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CP3CN17K38/NOPB requirements.
6.How does Aetrix verify that CP3CN17K38/NOPB is sourced from the original manufacturer or authorized distributors?
All CP3CN17K38/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CP3CN17K38/NOPB meets industry standards.
7.What is the process for return or replacement of CP3CN17K38/NOPB?
All CP3CN17K38/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with CP3CN17K38/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CP3CN17K38/NOPB part is unused and in its original packaging.
Return procedure for CP3CN17K38/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CP3CN17K38/NOPB Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

