Texas Instruments CP3UB17K38
- Part No.:
- CP3UB17K38
- Manufacturer:
- Texas Instruments
- Category:
- Application Specific Microcontrollers
- Package:
- 48-TFLGA, CSP
- Datasheet:
-
CP3UB17K38.pdf
- Description:
- IC CTRLR W/USB INTERFACE 48-CSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CP3UB17K38 from National Semiconductor is a reprogrammable connectivity processor integrating a 24 MHz CR16C RISC core, 256 KB Flash program memory, 8 KB Flash data memory, 10 KB SRAM, and on-chip USB 1.1 controller with seven endpoint FIFOs. It serves as a system-level host controller in embedded USB peripheral devices requiring audio interface, low-power operation, and multi-protocol serial connectivity.
For engineers reviewing the CP3UB17K38 datasheet, CP3UB17K38 pinout, CP3UB17K38 application, or CP3UB17K38 equivalent, this device supports real-time audio processing via CVSD/PCM conversion, dual power modes (Active/Halt), and hardware-accelerated DMA transfers across USB, UART, AAI, and CVSD/PCM peripherals - critical for USB audio adapters, ISDN terminal equipment, and voice-enabled human interface devices.
Technical Context
The CP3UB17K38 implements a pipelined CR16C CPU core delivering one instruction per clock cycle at up to 24 MHz, with zero wait states for on-chip Flash execution. Its triple-clock architecture generates main (24 MHz), slow (32.768 kHz), and PLL-derived clocks - the latter feeding the USB transceiver and CVSD/PCM module.
Hardware peripherals include a four-channel DMA controller supporting concurrent transfers from USB, UART, Advanced Audio Interface (AAI), and CVSD/PCM; a 16-channel Multi-Input Wake-Up unit enabling edge-triggered wake from Halt/Idle modes; and a Versatile Timer Unit (VTU) with four independent subsystems configurable as 8-bit PWM, 16-bit PWM, or 16-bit counter with dual input capture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | CR16C RISC, 0–24 MHz operation, pipelined two-byte-per-cycle bus, 41.7 ns min instruction cycle |
| Memory | 256 KB Flash program + 8 KB Flash data + 10 KB SRAM; supports up to 8 MB external memory (not on CSP-48) |
| USB Interface | Full-speed USB 1.1 node with integrated transceiver, SIE, and seven endpoint FIFOs (EP0 + six uni-directional) |
| Audio Support | Advanced Audio Interface (AAI) for 8/16-bit PCM codecs; CVSD/PCM converter for bidirectional voice encoding/decoding |
| Power Modes | Active, Power Save, Idle, Halt - with programmable wake sources including USB, UART, ACCESS.bus, and MIWU inputs |
| Package & I/O | CSP-48 package; 21 general-purpose I/O pins with TRI-STATE/push-pull/weak pull-up/high-Z configuration |
| Operating Range | -40°C to +85°C industrial temperature; 2.5 V core / 2.5–3.3 V I/O supply |
Pinout & Package
CSP-48 (Chip Scale Package), 0.5 mm pitch, 6 × 6 mm body size. Pinout validated per datasheet Figure 4-1 (Page 7) and Table 27-1 (Page 197).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core power supply | 2.5 V nominal; powers CPU, memory, and internal logic |
| VDDIO | I/O power supply | 2.5–3.3 V; sets logic levels for all GPIO and peripheral I/O |
| VSS | Digital ground | Common reference for core and I/O domains |
| XTAL1 / XTAL2 | 12 MHz crystal oscillator inputs | Drive on-chip PLL for USB clock generation and system timing |
| USB_DP / USB_DM | USB differential data pair | Full-speed (12 Mbps) USB 1.1 physical interface; no external transceiver required |
| AAI_SCLK / AAI_FS / AAI_SD | Advanced Audio Interface signals | Support synchronous 8/16-bit PCM frame transfer with independent TX/RX clocks |
| MWI[0:15] | Multi-Input Wake-Up inputs | 16 dedicated edge-sensitive inputs for wake-from-Halt and maskable interrupt generation |
| GPIO_B[0:7], C[0:7], G[0:3], H[0:3], I[0:0] | General-purpose I/O ports | 21 total pins; software-configurable as input/output with Schmitt triggers and programmable drive strength |
Key Features
| Feature | Design Value |
|---|---|
| In-system programmable Flash | 256 KB program + 8 KB data Flash enables field firmware updates without external programmer |
| Hardware USB node | Integrated transceiver + SIE + endpoint FIFOs eliminate need for external USB PHY or controller IC |
| CVSD/PCM audio engine | Dedicated hardware converter supports real-time voice encoding/decoding for hands-free telephony applications |
| Four-channel DMA | Offloads CPU for high-bandwidth transfers between USB, AAI, UART, and memory - critical for isochronous audio streaming |
| Triple clock domain | Independent 24 MHz main, 32.768 kHz slow, and PLL-derived clocks enable precise USB timing and ultra-low-power sleep modes |
| Multi-Input Wake-Up (MIWU) | 16-channel edge-detect unit provides deterministic wake-from-Halt in <1 µs - essential for battery-powered USB peripherals |
Applications
| USB Audio Adapter | ISDN Terminal Equipment |
|---|---|
Use Scenario: Converting analog microphone/speaker signals to USB audio class-compliant digital streams for PC connectivity. IC Role / Device Role / Timing Role: System controller with USB node, AAI, and CVSD/PCM converter handling real-time audio sampling, encoding, and USB packetization. Use Value: Eliminates external USB microcontroller and codec ICs; reduces BOM count by 3+ components while maintaining full USB Audio Class 1.0 compliance. |
Use Scenario: Providing USB interface and voice processing for legacy ISDN terminal adapters connecting to VoIP gateways. IC Role / Device Role / Timing Role: Bridge processor managing IOM-2 interface to ISDN controller and USB host communication with synchronized audio framing. Use Value: Enables single-chip ISDN-to-USB voice gateway with hardware-accelerated CVSD encoding matching ISDN B-channel timing (64 kbps). |
| Smart Human Interface Device | Industrial USB Peripheral Controller |
Use Scenario: Voice-command enabled kiosk or point-of-sale terminal with wake-on-voice capability. IC Role / Device Role / Timing Role: Low-power connectivity processor using MIWU and CVSD/PCM to detect voice activity and wake system from Halt mode. Use Value: Achieves <5 µA standby current with sub-100 ms wake latency - extends battery life in portable voice interfaces beyond 6 months. |
Use Scenario: Embedded USB interface for industrial sensors or actuators requiring local processing and USB enumeration. IC Role / Device Role / Timing Role: Standalone USB peripheral controller executing custom HID or vendor-class firmware with local sensor data preprocessing. Use Value: Supports full-speed USB with customizable descriptors and endpoint configurations - eliminates dependency on host-side drivers for proprietary protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar connectivity processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CY7C68013A-56PVXC | 8051 core, 16 KB RAM, no on-chip Flash, requires external EEPROM for firmware; USB 2.0 (480 Mbps) but no audio hardware acceleration | Lacks CVSD/PCM, AAI, and MIWU - unsuitable for voice-centric or ultra-low-power wake applications | Choose only if USB 2.0 speed and external firmware storage are acceptable trade-offs for missing audio/peripheral integration |
| STM32F103CBT6 | Cortex-M3 core, 128 KB Flash, 20 KB RAM, USB 2.0 FS, no dedicated CVSD/PCM or MIWU; requires software-based audio encoding | Higher CPU overhead for voice processing; no hardware wake-from-Halt with sub-µs latency | Select when leveraging ARM ecosystem tools is prioritized over real-time audio offload and deterministic low-power wake behavior |
Compared with CY7C68013A-56PVXC and STM32F103CBT6, CP3UB17K38 delivers unique integration of USB 1.1 node, CVSD/PCM hardware, and MIWU - enabling single-chip voice-enabled USB peripherals with guaranteed wake latency and zero external audio components.
Availability
CP3UB17K38 is available at Aetrix Electronics and suitable for USB audio adapters, ISDN terminal equipment, smart human interface devices, and industrial USB peripheral controllers requiring stable component supply and long-term lifecycle support.
Supply support for CP3UB17K38 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
National Semiconductor was a U.S.-based semiconductor company specializing in analog and mixed-signal ICs, acquired by Texas Instruments in 2011. Its legacy connectivity processors emphasized integration of USB, audio, and low-power control in single-chip solutions.
The CP3UB17 product line was designed for embedded USB peripheral systems requiring real-time audio processing, multi-protocol serial connectivity (ACCESS.bus, SPI, UART), and deterministic low-power operation - targeting voice terminals, telecom adapters, and human interface devices.
FAQ
What is the maximum operating frequency of the CP3UB17K38 CPU core?
The CP3UB17K38 features a CR16C RISC core rated for operation up to 24 MHz, achieving a minimum instruction cycle time of 41.7 ns. This frequency is derived from a 12 MHz external crystal input through an on-chip PLL, and the core operates with zero wait states when accessing on-chip Flash memory - ensuring deterministic real-time performance for USB and audio tasks in the CP3UB17K38.
Does CP3UB17K38 support USB 2.0 High-Speed mode?
No, CP3UB17K38 implements a full-speed USB 1.1 node compliant with USB Specification 1.0 and 1.1, supporting data rates up to 12 Mbps. It does not support USB 2.0 High-Speed (480 Mbps) or USB 3.x protocols. The CP3UB17K38 USB controller includes an integrated transceiver, Serial Interface Engine (SIE), and seven endpoint FIFOs - all optimized for reliable full-speed operation in embedded peripheral applications.
Can CP3UB17K38 perform CVSD encoding without CPU intervention?
Yes, CP3UB17K38 contains a dedicated hardware CVSD/PCM conversion module that operates independently of the CPU. It supports bidirectional real-time voice encoding/decoding with DMA-assisted data movement to/from USB or AAI interfaces. This allows the CP3UB17K38 to maintain continuous CVSD streams at 64 kbps while freeing the CR16C core for protocol handling and system management tasks.
What power modes does CP3UB17K38 support, and how does wake-up work?
CP3UB17K38 supports four power modes: Active, Power Save, Idle, and Halt. Wake-up from Halt/Idle is handled by the 16-channel Multi-Input Wake-Up (MIWU) module, which detects rising/falling edges on dedicated input pins (including USB_RESUME, UART_RX, ACCESS.bus lines) and resumes operation in under 1 µs. This capability is integral to the CP3UB17K38's design for battery-powered USB peripherals requiring ultra-low standby current.
Is external memory supported on the CP3UB17K38 in CSP-48 package?
No, external memory interface is not available on the CP3UB17K38 CSP-48 variant. The Bus Interface Unit (BIU) and external address/data bus signals are only implemented on the 100-pin LQFP packages (e.g., CP3UB17G38). The CP3UB17K38 CSP-48 relies solely on its on-chip memory resources: 256 KB Flash program, 8 KB Flash data, and 10 KB SRAM - sufficient for self-contained USB peripheral firmware with integrated audio processing.
CP3UB17K38 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-TFLGA, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Applications:
- Connectivity Processor
- Core Processor:
- CR16C
- Program Memory Type:
- FLASH (256kB)
- Controller Series:
- CP3000
- RAM Size:
- 10K x 8
- Interface:
- ACCESS.bus, Audio, Microwire/SPI, UART, USB
- Number of I/O:
- 21
- Voltage - Supply:
- 2.25V ~ 2.75V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-PLGA (7x7)
CP3UB17K38 FAQ
1.How can I place an order for CP3UB17K38 through Aetrix?
Please submit a Request for Quotation (RFQ) for CP3UB17K38 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CP3UB17K38 reliable?
The price and inventory of CP3UB17K38 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CP3UB17K38 is usually 5 days.
3.What payment methods are accepted for CP3UB17K38?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CP3UB17K38 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CP3UB17K38?
CP3UB17K38 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CP3UB17K38 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CP3UB17K38?
For technical support, including CP3UB17K38 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CP3UB17K38 requirements.
6.How does Aetrix verify that CP3UB17K38 is sourced from the original manufacturer or authorized distributors?
All CP3UB17K38 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CP3UB17K38 meets industry standards.
7.What is the process for return or replacement of CP3UB17K38?
All CP3UB17K38 units undergo pre-shipment inspection (PSI). If there is an issue with CP3UB17K38, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CP3UB17K38 part is unused and in its original packaging.
Return procedure for CP3UB17K38:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CP3UB17K38 Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

