Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Power Management - Specialized

Renesas DA9063L-XXHO1-A

Name: DA9063L-XXHO1-A
Brand: Renesas
SKU: DA9063L-XXHO1-A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DA9063L-XXHO1-A

Manufacturer:: Renesas

Category:: Power Management - Specialized

Package:: 100-TFBGA

Datasheet:: DA9063L-XXHO1-A.pdf

Description:: ONCE OTP IS FINALIZED, PART BECO

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,757

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DA9063L-XXHO1-A from Renesas Electronics is a high-current system PMIC designed for dual- and quad-core application processors in mobile and automotive systems, delivering up to 5 A core supply, integrating six DC-DC buck converters (0.3 V–3.34 V, up to 2.5 A each), five SmartMirror™ LDOs (up to 300 mA), a 10-bit 9-channel ADC, RGB-LED/PWM vibration motor drivers, and programmable power sequencing. It supports DDR VTT termination, DVC, and AEC-Q100 Grade 2 qualification.

For engineers reviewing the DA9063L-XXHO1-A datasheet, DA9063L-XXHO1-A pinout, DA9063L-XXHO1-A application, or DA9063L-XXHO1-A equivalent, key selection considerations include its 6-buck + 5-LDO architecture, I²C-controlled dynamic voltage scaling, autonomous OTP-based startup sequencing, 16 GPIOs with wakeup capability, and dual-package support (100 VFBGA/TFBGA) for thermal and layout flexibility in space-constrained handheld and infotainment designs.

Technical Context

The DA9063L-XXHO1-A implements a hardware-managed power manager with OTP-configurable startup sequencing, supporting four ultra-low-power modes (<20 µA), watchdog supervision in ACTIVE mode, and flexible wake-up sources including nONKEY, CHG_WAKE, GPIOs, and ADC-triggered events. Its power domain control includes SYS_EN, PWR_EN, and PWR1_EN with hardware/software co-control.

Buck regulation uses 3 MHz switching frequency enabling compact 1 µH inductors; all six bucks integrate synchronous MOSFETs (no external Schottky diodes required), support dual-phase (BUCKCORE1+2 → 5 A), merged-mode (BUCKMEM+BUCKIO → 3 A), and DDR VTT termination. LDOs accept 1.5 V/1.8 V inputs for cascaded efficiency, with LDO8 configurable as a 6-bit PWM vibration driver with battery-voltage correction.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.8 V to 5.5 V - supports single-cell Li-ion and USB-powered systems without external pre-regulation.
Buck Output Range	0.3 V to 3.34 V - covers core, memory, I/O, and peripheral rails across modern SoCs including i.MX families.
Max Buck Current	2.5 A per buck; 5 A dual-phase (BUCKCORE1+2) - enables high-performance processor core supply with thermal headroom.
LDO Count & Max Current	5 LDOs, up to 300 mA each - provides low-noise, DVS-capable, and current-limited supplies for sensors, analog, and interface ICs.
ADC Resolution & Channels	10-bit manual / 8-bit auto mode; 9 channels - delivers precise system monitoring of voltage, temperature, resistive sensors, and VDD_FAULT.
GPIO Count & Functionality	16 programmable GPIOs - supports keypad scan, wakeup event detection, timing-controlled enable signals, and peripheral control.
Interface Protocol	I²C (HS 2-wire) - enables real-time register access, dynamic voltage scaling, fault reporting, and configuration updates from host processor.
AEC-Q100 Grade	Grade 2 (−40 °C to +105 °C) - qualified for automotive infotainment and dashboard applications requiring extended temperature reliability.

Pinout & Package

DA9063L-XXHO1-A is available in two BGA variants: 100-ball VFBGA (8.0 mm × 8.0 mm × 1.0 mm, 0.8 mm pitch, 0.30 mm solder balls) and 100-ball TFBGA (8.0 mm × 8.0 mm × 1.2 mm, 0.8 mm pitch, 0.45 mm solder balls). Both packages support identical pinout and thermal performance per Renesas datasheet Rev 2.4.

Pin	Circuit Role	Design Meaning
nIRQ	Interrupt Request Output	Active-low signal to host processor indicating regulator fault, ADC alarm, or GPIO event - enables responsive system-level error handling.
CHG_WAKE	Charger Wake Input	Digital input triggering PMIC startup from companion charger - allows cold-start from VBUS_PROT before main VSYS is established.
GP_FB2	Power-OK Status / Dual-Phase Sense	Indicates all supervised regulators are in-range; also serves as voltage sense point for dual-phase BUCKCORE output capacitor.
VBUCKCORE1 / VBUCKCORE2	Buck Core Output Sense	Analog inputs for closed-loop feedback of BUCKCORE1/2 outputs - critical for accurate DVC and load transient response.
SWBUCKPRO_A / SWBUCKPRO_B	Buck Pro Switching Nodes	Half-current and full-current switching nodes for BUCKPRO - enable flexible current sharing and DDR VTT mode configuration.
ADCIN1 / ADCIN2 / ADCIN3	ADC Analog Inputs	Three dedicated GPADC channels with programmable thresholds - support battery voltage monitoring, thermistor reading, and system rail supervision.

Key Features

Feature	Design Value
Dynamic Voltage Control (DVC)	Hardware- and software-controlled slew rates (0.5/1.0/2.0/4.0 µs per 10 mV step) on BUCKCORE1/2 - enables precise SoC core voltage adaptation during DVFS transitions.
DDR Memory Termination Mode	Configurable BUCKPRO output at 50 % of VDDQ - eliminates need for external termination resistor network in LPDDR2/3/4 memory interfaces.
Vibration Motor Driver	LDO8 reconfigurable as 6-bit PWM driver with automatic battery voltage compensation - delivers consistent haptic feedback across discharge cycle without external DAC or op-amp.
Autonomous Power Sequencing	OTP-programmable startup/shutdown sequence with user-defined slot delays - removes dependency on host firmware for reliable cold-boot in automotive and industrial systems.
SmartMirror™ LDO Architecture	Five LDOs supporting remote capacitor placement and 1.5 V/1.8 V input - enables efficient cascaded regulation (e.g., buck → LDO) to reduce total system quiescent current.
Ultra-Low-Power Operating Modes	Four modes consuming <20 µA - extends battery life in always-on IoT and portable medical devices during standby or delivery states.

Applications

Smartphone Application Processor Power	Automotive Infotainment System
Use Scenario: Powering dual- or quad-core application processors (e.g., i.MX 6/7/8 series) in smartphones and tablets with dynamic voltage/frequency scaling requirements. IC Role / Device Role / Timing Role: Primary system PMIC providing core, memory, I/O, and peripheral rails with hardware-coordinated sequencing and real-time DVC via I²C. Use Value: Enables sub-100 µs voltage transitions and <2.5% output ripple under 2 A load steps - meeting tight SoC core supply specifications while minimizing external component count.	Use Scenario: Supplying head-unit processors, display controllers, audio codecs, and CAN transceivers in AEC-Q100-compliant automotive infotainment systems. IC Role / Device Role / Timing Role: Automotive-grade power manager delivering sequenced, monitored, and fault-protected rails across −40 °C to +105 °C ambient. Use Value: Integrates junction temperature monitoring, watchdog timer, and nVDD_FAULT detection - satisfies ISO 26262 ASIL-B functional safety prerequisites for non-safety-critical subsystems.
Industrial Handheld Terminal	FPGA Power Management
Use Scenario: Powering ARM-based SoCs in ruggedized industrial scanners, medical handhelds, and portable test equipment requiring long battery life and robust wake-up. IC Role / Device Role / Timing Role: Central power controller managing battery-to-rail conversion, peripheral switching, LED/vibration feedback, and low-power state transitions. Use Value: 16 GPIOs with programmable debounce and interrupt masking allow direct keypad matrix scanning and sensor wakeup - eliminating need for external I/O expanders.	Use Scenario: Delivering multiple precision rails (core, auxiliary, I/O, VCCINT, VCCAUX) to Xilinx Zynq or Intel Cyclone FPGAs in edge AI gateways and embedded vision systems. IC Role / Device Role / Timing Role: Configurable multi-rail PMIC supporting FPGA-specific sequencing (e.g., VCCINT before VCCAUX), voltage margining, and thermal throttling. Use Value: BUCKCORE1/2 dual-phase operation supplies up to 5 A at 0.85 V with <±1.5% accuracy - meeting Xilinx Zynq-7000 core rail tolerance over full temperature range.

Smartphone Application Processor Power

Automotive Infotainment System

Use Scenario: Powering dual- or quad-core application processors (e.g., i.MX 6/7/8 series) in smartphones and tablets with dynamic voltage/frequency scaling requirements.

IC Role / Device Role / Timing Role: Primary system PMIC providing core, memory, I/O, and peripheral rails with hardware-coordinated sequencing and real-time DVC via I²C.

Use Value: Enables sub-100 µs voltage transitions and <2.5% output ripple under 2 A load steps - meeting tight SoC core supply specifications while minimizing external component count.

Use Scenario: Supplying head-unit processors, display controllers, audio codecs, and CAN transceivers in AEC-Q100-compliant automotive infotainment systems.

IC Role / Device Role / Timing Role: Automotive-grade power manager delivering sequenced, monitored, and fault-protected rails across −40 °C to +105 °C ambient.

Use Value: Integrates junction temperature monitoring, watchdog timer, and nVDD_FAULT detection - satisfies ISO 26262 ASIL-B functional safety prerequisites for non-safety-critical subsystems.

Industrial Handheld Terminal

FPGA Power Management

Use Scenario: Powering ARM-based SoCs in ruggedized industrial scanners, medical handhelds, and portable test equipment requiring long battery life and robust wake-up.

IC Role / Device Role / Timing Role: Central power controller managing battery-to-rail conversion, peripheral switching, LED/vibration feedback, and low-power state transitions.

Use Value: 16 GPIOs with programmable debounce and interrupt masking allow direct keypad matrix scanning and sensor wakeup - eliminating need for external I/O expanders.

Use Scenario: Delivering multiple precision rails (core, auxiliary, I/O, VCCINT, VCCAUX) to Xilinx Zynq or Intel Cyclone FPGAs in edge AI gateways and embedded vision systems.

IC Role / Device Role / Timing Role: Configurable multi-rail PMIC supporting FPGA-specific sequencing (e.g., VCCINT before VCCAUX), voltage margining, and thermal throttling.

Use Value: BUCKCORE1/2 dual-phase operation supplies up to 5 A at 0.85 V with <±1.5% accuracy - meeting Xilinx Zynq-7000 core rail tolerance over full temperature range.

Equivalent & Alternatives

The following parts are listed as comparable options for similar system PMIC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX77818EWL+T	6-buck + 6-LDO architecture; 3.2 MHz switching; integrated fuel gauge; no DDR VTT mode; 113-ball WLP package.	Targeted at premium smartphones with battery telemetry needs; lacks AEC-Q100 qualification and dual-phase core buck capability.	Select when battery fuel gauging and ultra-thin form factor outweigh automotive qualification and DDR termination requirements.
TPS659122YFFR	5-buck + 10-LDO; 2.2 MHz switching; no vibration motor driver; 148-ball BGA; supports TI's Power Architect GUI.	Optimized for TI Sitara AMx processors; offers higher LDO count but lower max buck current (2 A per buck); no AEC-Q100 Grade 2 option.	Prefer for Sitara-based designs needing extensive LDO flexibility and GUI-based configuration, where 5 A core supply is not required.

Compared with MAX77818EWL+T and TPS659122YFFR, DA9063L-XXHO1-A uniquely combines AEC-Q100 Grade 2 qualification, dual-phase 5 A core buck, DDR VTT termination, and integrated vibration motor drive - making it the only choice for automotive infotainment and high-performance mobile SoCs requiring both robustness and feature integration.

Availability

DA9063L-XXHO1-A is available at Aetrix Electronics and suitable for automotive infotainment, smartphone processor power, industrial handheld terminals, FPGA power management, and portable medical devices requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.

Supply support for DA9063L-XXHO1-A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets, with annual revenue exceeding $10 billion and operations in over 20 countries.

The DA9063L-XXHO1-A belongs to Renesas' Dialog-branded system PMIC product line, engineered specifically for high-efficiency, highly integrated power management in resource-constrained mobile and automotive platforms demanding minimal external components and autonomous sequencing.

FAQ

What is the operating temperature range for DA9063L-XXHO1-A?

The DA9063L-XXHO1-A is qualified to AEC-Q100 Grade 2, specifying continuous operation from −40 °C to +105 °C ambient temperature. This rating applies to both VFBGA and TFBGA package variants and is validated across electrical parameters including buck regulation accuracy, LDO dropout, and ADC performance per datasheet Rev 2.4 Section 5.2.

Does DA9063L-XXHO1-A support DDR memory bus termination?

Yes, DA9063L-XXHO1-A supports DDR memory bus termination through BUCKPRO configured in VTT mode, delivering 50 % of VDDQ with ±1 % accuracy. This eliminates external termination resistors and reduces board area in LPDDR2/3/4 implementations, as detailed in Section 6.10.2 of the datasheet.

How many GPIOs does DA9063L-XXHO1-A provide, and what functions do they support?

DA9063L-XXHO1-A provides up to 16 flexible GPIO pins. These support keypad supervision, application wakeup, timing-controlled enable signals for external regulators or power switches, and high-power blinking features. GPIO11, GPIO14, and GPIO15 additionally support reset functionality during long key press, as specified in Section 6.1 and Table 2.

Can DA9063L-XXHO1-A operate without host processor intervention during startup?

Yes, DA9063L-XXHO1-A includes an OTP-based autonomous power sequencing engine that executes configurable startup and shutdown sequences without host firmware involvement. This hardware-controlled boot path ensures reliable cold-start in automotive and industrial systems where host CPU may be unpowered or non-functional at initial power-on.

What is the maximum current capability of the buck converters in DA9063L-XXHO1-A?

Each of the six buck converters in DA9063L-XXHO1-A supports up to 2.5 A in full-current mode. When BUCKCORE1 and BUCKCORE2 operate in dual-phase configuration, their combined output reaches 5 A at 0.3 V–1.57 V - sufficient for high-performance application processor cores, as confirmed in Table 3 and Section 5.8.1 of the datasheet.

DA9063L-XXHO1-A Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 100-TFBGA

Packaging:: Tray

Product Status:: Active

Applications:: Processor

Current - Supply:: 11mA

Voltage - Supply:: 2.8V ~ 5.5V

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 100-TFBGA (8x8)

DA9063L-XXHO1-A FAQ

1.How can I place an order for DA9063L-XXHO1-A through Aetrix?

Please submit a Request for Quotation (RFQ) for DA9063L-XXHO1-A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DA9063L-XXHO1-A reliable?

The price and inventory of DA9063L-XXHO1-A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9063L-XXHO1-A is usually 5 days.

3.What payment methods are accepted for DA9063L-XXHO1-A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9063L-XXHO1-A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DA9063L-XXHO1-A?

DA9063L-XXHO1-A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DA9063L-XXHO1-A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DA9063L-XXHO1-A?

For technical support, including DA9063L-XXHO1-A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9063L-XXHO1-A requirements.

6.How does Aetrix verify that DA9063L-XXHO1-A is sourced from the original manufacturer or authorized distributors?

All DA9063L-XXHO1-A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9063L-XXHO1-A meets industry standards.

7.What is the process for return or replacement of DA9063L-XXHO1-A?

All DA9063L-XXHO1-A units undergo pre-shipment inspection (PSI). If there is an issue with DA9063L-XXHO1-A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DA9063L-XXHO1-A part is unused and in its original packaging.

Return procedure for DA9063L-XXHO1-A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…