Renesas DA9063-XXHO2-A
- Part No.:
- DA9063-XXHO2-A
- Manufacturer:
- Renesas
- Category:
- Power Management - Specialized
- Package:
- 100-TFBGA
- Datasheet:
-
DA9063-XXHO2-A.pdf
- Description:
- ONCE OTP IS FINALIZED, PART BECO
- Quantity:
- Payment:

- Shipping:

Inventory:3,554
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA9063-XXHO2-A from Renesas Electronics is a high-current system PMIC designed for dual- and quad-core processors in smartphones, tablets, ultrabooks, and automotive infotainment systems. It integrates six DC-DC buck converters (up to 2.5 A each), eleven programmable LDOs (up to 300 mA), a 10-bit 10-channel ADC, RGB-LED drivers, and PWM-controlled vibration motor driver - delivering up to 12 A total continuous output across rails with 3 MHz switching frequency and 1.5 µA RTC mode.
For engineers reviewing the DA9063-XXHO2-A datasheet, DA9063-XXHO2-A pinout, DA9063-XXHO2-A application, or DA9063-XXHO2-A equivalent, key selection considerations include its dual-phase 5 A core supply capability, AEC-Q100 Grade 2 qualification for automotive use, OTP-configurable power sequencing, and support for DDR memory termination mode on BUCKPRO.
Technical Context
The DA9063-XXHO2-A implements a hardware-based OTP start-up sequencer enabling autonomous system boot without host processor intervention, and supports two independent control interfaces (4-wire/HS-2-wire) for multi-master system integration. Its buck converters operate at 3 MHz ±10% with integrated active discharge and dynamic voltage control (DVC) for real-time processor load adaptation.
It features ultra-low-power operation modes including a 1.5 µA RTC mode with alarm and wake-up, five sub-20 µA operating states, and rail switch controllers enabling <100 ns domain isolation. The 10-bit ADC provides nine monitored channels with programmable thresholds, internal temperature supervision, and resistive sensing via integrated current source.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 2.5 A per BUCKCORE1/2/PRO; 1.5 A per BUCKPERI/MEM/IO - enables dual-phase 5 A core supply or merged-mode 3 A operation. |
| Switching Frequency | 3 MHz ±10% - allows use of compact 1 mm-height 1 µH inductors, reducing board area and EMI filtering complexity. |
| LDO Count & Rating | 11 SmartMirror™ LDOs, up to 300 mA each - supports cascaded buck-LDO architectures for improved system efficiency and remote capacitor placement. |
| ADC Resolution & Channels | 10-bit manual / 8-bit auto mode; 10-channel input MUX - delivers precise voltage, temperature, and resistive sensor monitoring with programmable alarm thresholds. |
| RTC Current Draw | 1.5 µA in RTC mode - sustains real-time clock and alarm functionality during deep sleep, extending battery life in portable devices. |
| Operating Temp Range | −40 °C to +125 °C junction temperature - qualified per AEC-Q100 Grade 2 for under-hood automotive applications. |
| Package Type | 100-ball VFBGA, 8.0 mm × 8.0 mm × 1.0 mm, 0.8 mm pitch - optimized for high-density mobile and automotive PCB layouts. |
Pinout & Package
DA9063-XXHO2-A uses a 100-ball Very Fine Pitch Ball Grid Array (VFBGA) package measuring 8.0 mm × 8.0 mm × 1.0 mm with 0.8 mm ball pitch and 0.30 mm solder balls. The package supports high-current routing with dedicated VHPWR (up to 1 A/ball), HIPWR (up to 1 A), MPWR (up to 500 mA), and noise-isolated VSS_QUIET/VSS_NOISY ground planes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDCORE | Core Power Input | Supplies internal logic and core regulators; requires low-ESR 2.2 µF ceramic decoupling near pin. |
| SWBUCKCORE1_A/B | Buck Core1 Switch Node | Dual-phase switching outputs for 5 A core supply; must connect to external 1 µH inductor and synchronous rectifier path. |
| VLDO1–VLDO11 | LDO Output Voltage | Programmable regulated outputs (0.6–3.6 V); support remote capacitor placement and DVC for dynamic scaling. |
| nIRQ | Interrupt Request Output | Open-drain signal indicating regulator fault, ADC threshold breach, thermal warning, or RTC alarm event. |
| GP_FB1/GPIO13 | Configurable GPIO / Feedback | Multi-function pin usable as system wake-up input, external regulator enable, or feedback for adaptive voltage control. |
| OUT32K | 32 kHz Clock Output | Buffered RTC oscillator output; drives external real-time clock circuitry or timing-critical peripherals. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-phase Buck Core Supply | Enables 5 A processor core rail using BUCKCORE1 and BUCKCORE2 in synchronized interleaved mode, reducing input/output ripple and thermal stress. |
| OTP Start-up Sequencing Engine | Hardware-programmed power-on sequence executes autonomously - eliminates boot dependency on host firmware and ensures reliable cold-start behavior. |
| DDR Memory Bus Termination Mode | BUCKPRO configurable as 1.2 V/1.35 V DDR termination supply with fast transient response, supporting LPDDR2/3/4 compliance. |
| PWM Vibration Motor Driver | LDO8 reconfigurable as 6-bit PWM-controlled motor driver with automatic battery voltage compensation - enables haptic feedback without external driver IC. |
| Ultra-Low-Power RTC Mode | 1.5 µA quiescent current with crystal oscillator trimming and alarm/wake-up capability - extends coin-cell or supercapacitor backup runtime beyond 1 year. |
Applications
| Smartphone Power Management | Automotive Infotainment System |
|---|---|
Use Scenario: Dual- and quad-core application processor power delivery in space-constrained flagship smartphones with multi-rail voltage requirements. IC Role / Device Role / Timing Role: Central system PMIC managing core, memory, I/O, peripheral, and analog subsystem supplies with dynamic voltage scaling and hardware sequencing. Use Value: Reduces bill-of-materials by integrating 6 bucks, 11 LDOs, ADC, RTC, and LED/motor drivers - eliminating need for discrete power ICs and saving >25 mm² PCB area. | Use Scenario: Power management for head-unit displays, navigation, voice recognition, and connectivity modules in vehicles meeting AEC-Q100 Grade 2 requirements. IC Role / Device Role / Timing Role: Automotive-grade system PMIC providing isolated power domains, thermal supervision, watchdog protection, and fail-safe shutdown sequences. Use Value: Enables ASIL-B compatible designs via redundant voltage monitoring, rail switch isolation, and <20 µA low-power modes - meeting ISO 26262 functional safety prerequisites. |
| Ultrabook Platform Power | Industrial Tablet Power Architecture |
Use Scenario: High-efficiency power solution for Intel/ARM-based ultrabooks requiring fast wake-from-sleep, DDR termination, and USB-C PD-compatible auxiliary rails. IC Role / Device Role / Timing Role: Primary PMIC delivering dynamically scaled core voltages, memory termination, and always-on 32 kHz RTC timing with ultra-low leakage. Use Value: Achieves >92% peak buck efficiency at 1–3 A loads and supports rapid state transitions (e.g., S0ix → S3) with sub-100 µs rail reconnection via rail switches. | Use Scenario: Ruggedized tablet used in field diagnostics, warehouse logistics, or medical point-of-care with extended battery life and wide temperature operation. IC Role / Device Role / Timing Role: Robust system PMIC supplying processor, display backlight, touch controller, and sensor interface rails while maintaining operation from −40 °C to +125 °C. Use Value: Integrates 10-bit ADC for battery voltage/temperature monitoring and programmable GPIOs for peripheral enable/control - simplifying host MCU firmware and improving system reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar system PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX77818EWL+T | 5-buck + 10-LDO architecture; 2.2 MHz switching; no DDR termination mode; supports USB PD 3.0 source negotiation. | Targeted at USB-C powered portable devices rather than automotive or DDR-heavy platforms. | Preferred when USB-C power delivery and sink/source flexibility outweigh DDR bus support needs. |
| TPS65988DHAR | USB-C PD controller + 4-buck + 6-LDO; lacks integrated RTC, ADC, vibration driver, and AEC-Q100 qualification. | Optimized for dock/monitor/hub applications with USB-C alternate mode and DisplayPort tunneling. | Select when native USB-C PD protocol handling and video interface support are primary requirements. |
Compared with MAX77818EWL+T and TPS65988DHAR, DA9063-XXHO2-A uniquely combines AEC-Q100 Grade 2 qualification, DDR termination capability, 1.5 µA RTC mode, and OTP-based autonomous start-up - making it optimal for automotive infotainment and high-reliability mobile SoC platforms where hardware-controlled sequencing and extended temperature operation are mandatory.
Availability
DA9063-XXHO2-A is available at Aetrix Electronics and suitable for smartphone power management, automotive infotainment systems, ultrabook platform power, and industrial tablet power architecture requiring stable component supply, long-term lifecycle support, and AEC-Q100-compliant sourcing.
Supply support for DA9063-XXHO2-A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The DA9063-XXHO2-A belongs to Renesas' System PMIC product line, engineered specifically for high-efficiency, multi-rail power delivery in mobile and automotive applications demanding hardware autonomy, ultra-low-power states, and functional safety readiness.
FAQ
What is the maximum continuous output current supported by DA9063-XXHO2-A?
DA9063-XXHO2-A supports up to 12 A total continuous output current across its six buck converters: BUCKCORE1 and BUCKCORE2 deliver 2.5 A each, BUCKPRO delivers 2.5 A, and BUCKPERI, BUCKMEM, and BUCKIO deliver 1.5 A each. In dual-phase mode, BUCKCORE1 and BUCKCORE2 combine to provide 5 A for processor core supply - verified in the datasheet's Electrical Characteristics section (Rev 2.4, p.44–47).
Does DA9063-XXHO2-A support DDR memory bus termination?
Yes, DA9063-XXHO2-A supports DDR memory bus termination mode on BUCKPRO, configurable for 1.2 V or 1.35 V output to meet LPDDR2/3/4 specifications. This function is explicitly documented in Section 6.10.3 ("BUCKPRO in DDR Memory Bus Termination Mode") and confirmed in the Regulator Overview (p.13) of the datasheet.
What package type is used for DA9063-XXHO2-A?
DA9063-XXHO2-A uses a 100-ball Very Fine Pitch Ball Grid Array (VFBGA) package measuring 8.0 mm × 8.0 mm × 1.0 mm with 0.8 mm pitch and 0.30 mm solder balls. This variant is designated "XXHO2" in Renesas' ordering nomenclature and detailed in Package Information (Section 9.1, p.136).
Is DA9063-XXHO2-A qualified for automotive applications?
Yes, DA9063-XXHO2-A is qualified per AEC-Q100 Grade 2 (−40 °C to +105 °C ambient / −40 °C to +125 °C junction), as stated in the Key Features section (p.2) and confirmed in the Ordering Information table (Section 10.1, p.139). The "-A" suffix in the full part number denotes the automotive-grade variant.
How many GPIO pins does DA9063-XXHO2-A provide, and what functions do they support?
DA9063-XXHO2-A provides up to 16 freely configurable GPIO pins, documented in Sections 6.1 and A.2.2 of the datasheet. These support keypad supervision, application wake-up, timing-controlled external regulator enable, power switch control, and peripheral interface signaling - with multiplexing options including ADC inputs, interrupt outputs, and general-purpose feedback signals.
DA9063-XXHO2-A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 100-TFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Smart Phones
- Current - Supply:
- 50µA
- Voltage - Supply:
- 1.2V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 100-TFBGA (8x8)
DA9063-XXHO2-A FAQ
1.How can I place an order for DA9063-XXHO2-A through Aetrix?
Please submit a Request for Quotation (RFQ) for DA9063-XXHO2-A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA9063-XXHO2-A reliable?
The price and inventory of DA9063-XXHO2-A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9063-XXHO2-A is usually 5 days.
3.What payment methods are accepted for DA9063-XXHO2-A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9063-XXHO2-A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA9063-XXHO2-A?
DA9063-XXHO2-A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA9063-XXHO2-A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA9063-XXHO2-A?
For technical support, including DA9063-XXHO2-A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9063-XXHO2-A requirements.
6.How does Aetrix verify that DA9063-XXHO2-A is sourced from the original manufacturer or authorized distributors?
All DA9063-XXHO2-A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9063-XXHO2-A meets industry standards.
7.What is the process for return or replacement of DA9063-XXHO2-A?
All DA9063-XXHO2-A units undergo pre-shipment inspection (PSI). If there is an issue with DA9063-XXHO2-A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA9063-XXHO2-A part is unused and in its original packaging.
Return procedure for DA9063-XXHO2-A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA9063-XXHO2-A Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

