Microchip Technology EEC1727-I/2GW-TR
- Part No.:
- EEC1727-I/2GW-TR
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 68-WFBGA
- Datasheet:
-
EEC1727-I/2GW-TR.pdf
- Description:
- EMBEDDED CONTROLLER, 416KB SRAM,
- Quantity:
- Payment:

- Shipping:

Inventory:3,224
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
EEC1727-I/2GW-TR from Microchip Technology is a 32-bit ARM® Cortex-M4F embedded controller with secure boot, hardware cryptographic accelerators (AES-256, ECDSA, SHA-2/512, RSA up to 4096-bit), 416KB SRAM (352KB code + 64KB data), and dual-voltage I/O (1.8 V / 3.3 V) for PC platform power management. It supports all ACPI S0–S5 states, includes RTC, hibernation timer, two UARTs, five SMBus/I²C controllers, eight ADC channels, and operates across –40°C to +85°C.
For engineers reviewing the EEC1727-I/2GW-TR datasheet, EEC1727-I/2GW-TR pinout, EEC1727-I/2GW-TR application, or EEC1727-I/2GW-TR equivalent, this page delivers verified technical context, validated package mapping, confirmed low-power sleep modes (Light/Heavy Sleep), real-world security use cases, and accurate alternative part comparisons - all grounded in Microchip's DS00003840A documentation.
Technical Context
The EEC1727-I/2GW-TR integrates an ARM Cortex-M4F core running at up to 96 MHz with tightly coupled SRAM (352KB ITCM + 64KB DTCM), a dedicated Boot ROM with secure bootloader, and hardware crypto engines supporting authenticated boot from external SPI Flash (e.g., SST25PF040C). Its interrupt architecture includes an EC Interrupt Aggregator and NVIC with 8 priority levels.
Power management is implemented via dual suspend supply planes (VBAT, VTR) and runtime sensing of VCC, enabling instant-on behavior and support for ACPI-compliant sleep states. Peripheral subsystems include a 16-channel DMA controller with CRC-32, six configurable I²C/SMBus ports routed through a full crossbar switch, and battery-backed peripherals (RTC, hibernation timers, 128-byte VBAT SRAM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M4F, up to 96 MHz - enables deterministic real-time firmware execution for EC control tasks |
| Memory | 416KB SRAM (352KB code-optimized + 64KB data-optimized) - balances instruction throughput and data buffering for firmware and sensor processing |
| Crypto Acceleration | AES-128/256, ECDSA, SHA-1/256/512, RSA 1024–4096-bit, TRNG - offloads secure boot, firmware authentication, and key management from CPU |
| Operating Voltage | 1.8 V and 3.3 V I/O banks - allows interoperability with modern PCHs (1.8 V) and legacy platforms (3.3 V) |
| Temperature Range | –40°C to +85°C - qualified for industrial and PC enclosure environments without derating |
| Package | 68-pin WFBGA (5.0 × 5.0 mm, 0.4 mm pitch) - compact footprint suitable for space-constrained storage and motherboard EC placements |
| Low-Power Modes | Light Sleep and Heavy Sleep with low standby current - reduces system idle power while retaining wake capability via GPIO, RTC, or week timer |
| Security Features | Hardware Root of Trust, immutable Boot ROM, lockable 4K-bit OTP, AES-encrypted SPI Flash support - enforces chain-of-trust from power-on reset |
Pinout & Package
EEC1727-I/2GW-TR uses a 68-pin Wafer-Level Fine-Pitch Ball Grid Array (WFBGA) package measuring 5.0 × 5.0 mm with 0.4 mm ball pitch. The package supports 55 GPIOs, including 8 over-voltage tolerant pins, 8 GPIO pass-through ports (GPTP), and dedicated analog inputs (ADC, comparator, VREF).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GPIO050 / ICT0_TACH0 / GTACH0 | Fan tachometer input 0 | Directly measures RPM from cooling fan; supports 500–16k RPM with 3% accuracy |
| GPIO051 / ICT1_TACH1 / GTACH1 | Fan tachometer input 1 | Second independent tach channel for dual-fan thermal management |
| GPIO053 / PWM0 / SLV_SPI_MSTR_INT / GPWM0 | PWM output 0 / SPI master interrupt | Drives fan speed control or LED dimming; also signals SPI master transaction completion |
| GPIO054 / PWM1 / SLV_SPI_SCLK / GPWM1 | PWM output 1 / SPI slave clock | Dual-function pin: provides PWM control or synchronizes SPI slave communication |
| GPIO200–207 / ADC00–ADC07 | Analog-to-digital converter inputs | Eight 10/12-bit ADC channels for thermistor, voltage, and current monitoring |
| GPIO104 / UART0_TX / TFDP_CLK_ALT | UART0 transmit / trace debug clock | Shared pin enables either serial console or trace FIFO clocking - not simultaneous |
| GPIO105 / UART0_RX / TFDP_DATA_ALT | UART0 receive / trace debug data | Enables debug visibility or host command interface using same physical pins |
| VTR1, VTR2, VTR3, VTR_PLL, VTR_ANALOG | IO and PLL power rails | Separate voltage domains enable mixed-signal isolation and low-noise analog operation |
Key Features
| Feature | Design Value |
|---|---|
| Secure Boot with Hardware RoT | Boot ROM validates and optionally decrypts SPI Flash firmware using AES-256 and ECDSA - prevents unauthorized code execution |
| ACPI S0–S5 Compliance | Native support for all five PC power states - eliminates need for external logic to manage platform sleep/wake transitions |
| Dual-Voltage GPIO Banks | Three configurable IO regions (VTR1=3.3V, VTR2=1.8/3.3V, VTR3=1.8V) - simplifies integration with both legacy and next-gen chipsets |
| Battery-Backed Peripherals | RTC, hibernation timers, and 128-byte VBAT SRAM retain state during main power loss - enables precise wake scheduling and timekeeping |
| Flexible I²C/SMBus Crossbar | 6 configurable ports routed to 5 controllers via full crossbar - allows dynamic reassignment of I²C functions without PCB changes |
| RPM-Based Fan Control | Two integrated TACH+PWM pairs with automatic spin-up, ramp rate control, and aging detection - reduces firmware overhead for thermal management |
Applications
| PC Platform Power Management | Secure Storage Enclosure Controller |
|---|---|
Use Scenario: Managing system power states (S0–S5), responding to keyboard/mouse wake events, and coordinating with chipset for suspend/resume sequences. IC Role / Device Role / Timing Role: Embedded controller executing ACPI-compliant firmware; handles real-time power sequencing and hardware-level wake event aggregation. Use Value: Eliminates need for discrete power logic and reduces host CPU involvement in low-level power transitions - improves system responsiveness and energy efficiency. |
Use Scenario: Controlling encryption keys, monitoring drive health, and enforcing access policies in self-encrypting SSD enclosures or NAS devices. IC Role / Device Role / Timing Role: Root-of-trust anchor performing authenticated boot, AES-256 decryption of drive firmware, and secure key storage in lockable OTP. Use Value: Enables FIPS-aligned data-at-rest protection without relying on host OS trust - meets TCG Opal and IEEE 1667 compliance requirements. |
| Thermal Management Subsystem | Industrial Sensor Hub |
Use Scenario: Regulating fan speeds based on thermistor readings from CPU/GPU heatsinks and detecting fan failure or degradation. IC Role / Device Role / Timing Role: Dedicated thermal controller with integrated TACH inputs, PWM outputs, and 8-channel ADC - operates independently of host processor. Use Value: Achieves ±3% RPM accuracy from 500–16k RPM with automatic spin-up and ramp control - extends fan lifetime and reduces acoustic noise. |
Use Scenario: Aggregating temperature, voltage, and status signals from multiple sensors in factory automation or edge gateway equipment. IC Role / Device Role / Timing Role: Low-power mixed-signal I/O concentrator with 55 GPIOs, 8 ADC channels, 5 SMBus controllers, and RTC - runs autonomously in standby. Use Value: Reduces BOM count by consolidating sensor interface, timing, and secure logging functions into single IC - lowers design complexity and certification cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar embedded controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| EEC1725-I/2GW-TR | Same 68-pin WFBGA package and ARM Cortex-M4F core, but lacks internal SPI Flash interface and has reduced crypto engine (no RSA/ECC support) | Suitable for cost-sensitive PC platforms requiring basic ACPI control but no secure boot or encrypted firmware storage | Select when cryptographic acceleration and external SPI Flash boot are unnecessary - lower unit cost and simplified firmware signing flow |
| ASPEED AST2600A1B264 | ARM Cortex-A7 dual-core, integrated video, PCIe, and VGA; no secure boot RoT or dedicated EC sleep modes | Targeted at BMC applications with remote management, not low-power embedded controller roles in storage or client platforms | Choose only if system requires out-of-band management, graphics, or Linux-capable SoC functionality - not a drop-in replacement for EEC1727-I/2GW-TR |
Compared with EEC1727-I/2GW-TR, EEC1725-I/2GW-TR offers identical packaging and power management but omits RSA/ECC and internal SPI Flash support, making it appropriate for non-security-critical designs; ASPEED AST2600A1B264 targets BMC use cases with higher compute and connectivity needs, lacking the EEC1727's hardware RoT and ultra-low-power EC sleep architecture.
Availability
EEC1727-I/2GW-TR is available at Aetrix Electronics and suitable for PC platform power management, secure storage enclosures, thermal subsystems, and industrial sensor hubs requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for EEC1727-I/2GW-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and security solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The EEC1727 belongs to Microchip's Embedded Controller family, designed specifically for secure, low-power platform management in PC, storage, and industrial systems - emphasizing hardware-enforced trust, ACPI compliance, and mixed-signal integration.
FAQ
What is the primary function of the EEC1727-I/2GW-TR in a PC platform?
The EEC1727-I/2GW-TR serves as the embedded controller responsible for low-level platform power management, including ACPI S0–S5 state transitions, keyboard/mouse wake event handling, thermal regulation, and secure boot enforcement. Its ARM Cortex-M4F core executes firmware that coordinates with the chipset while maintaining hardware-rooted security - making the EEC1727-I/2GW-TR essential for reliable, standards-compliant PC system control.
Does the EEC1727-I/2GW-TR support secure boot from external SPI Flash?
Yes, the EEC1727-I/2GW-TR supports secure boot from external SPI Flash using its hardware cryptographic accelerators. The Boot ROM authenticates firmware images via ECDSA and SHA-512 before loading, and optionally decrypts them using AES-256. It supports dual-image fallback and is validated for use with SST25PF040C and compatible devices - a core capability of the EEC1727-I/2GW-TR.
What are the supported operating voltages and temperature range for the EEC1727-I/2GW-TR?
The EEC1727-I/2GW-TR operates with dual I/O voltage rails: 1.8 V and 3.3 V, distributed across three configurable GPIO banks (VTR1, VTR2, VTR3). Its specified industrial temperature range is –40°C to +85°C, fully qualified per Microchip DS00003840A - ensuring robust operation in PC enclosures, storage systems, and industrial environments where the EEC1727-I/2GW-TR is deployed.
How many ADC channels does the EEC1727-I/2GW-TR provide, and what resolution is supported?
The EEC1727-I/2GW-TR integrates eight ADC input channels (GPIO200–GPIO207) supporting configurable 10-bit or 12-bit conversion with 500 ns per channel. It accepts external voltage reference (VREF_ADC) and is optimized for thermistor-based temperature sensing and power rail monitoring - a key feature enabling autonomous thermal and power supervision in the EEC1727-I/2GW-TR.
What package type and pin count does the EEC1727-I/2GW-TR use?
The EEC1727-I/2GW-TR uses a 68-pin Wafer-Level Fine-Pitch Ball Grid Array (WFBGA) package measuring 5.0 mm × 5.0 mm with 0.4 mm ball pitch. This compact, surface-mount package accommodates 55 GPIOs, multiple peripheral interfaces (SPI, I²C, UART), and dedicated analog inputs - matching the mechanical and routing requirements of modern motherboard and storage enclosure designs where the EEC1727-I/2GW-TR is applied.
EEC1727-I/2GW-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 68-WFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Embedded Controller
- Core Processor:
- ARM® Cortex®-M4F
- Program Memory Type:
- OTP (512B)
- Controller Series:
- EEC1727
- RAM Size:
- 416K x 8
- Interface:
- I2C, PWM, SMBus, SPI, UART
- Number of I/O:
- 55
- Voltage - Supply:
- 3.135V ~ 3.465V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 68-WFBGA (6x6)
EEC1727-I/2GW-TR FAQ
1.How can I place an order for EEC1727-I/2GW-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for EEC1727-I/2GW-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for EEC1727-I/2GW-TR reliable?
The price and inventory of EEC1727-I/2GW-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for EEC1727-I/2GW-TR is usually 5 days.
3.What payment methods are accepted for EEC1727-I/2GW-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for EEC1727-I/2GW-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for EEC1727-I/2GW-TR?
EEC1727-I/2GW-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your EEC1727-I/2GW-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for EEC1727-I/2GW-TR?
For technical support, including EEC1727-I/2GW-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your EEC1727-I/2GW-TR requirements.
6.How does Aetrix verify that EEC1727-I/2GW-TR is sourced from the original manufacturer or authorized distributors?
All EEC1727-I/2GW-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that EEC1727-I/2GW-TR meets industry standards.
7.What is the process for return or replacement of EEC1727-I/2GW-TR?
All EEC1727-I/2GW-TR units undergo pre-shipment inspection (PSI). If there is an issue with EEC1727-I/2GW-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The EEC1727-I/2GW-TR part is unused and in its original packaging.
Return procedure for EEC1727-I/2GW-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
EEC1727-I/2GW-TR Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
