My Inquiry
My Account
Vishay General Semiconductor - Diodes Division GSOT04C-G3-08
- Part No.:
- GSOT04C-G3-08
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- TO-236-3, SC-59, SOT-23-3
- Datasheet:
-
GSOT04C-G3-08.pdf
- Description:
- TVS DIODE 4VWM 14.3VC SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:14,799
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
GSOT04C-G3-08 from Vishay Semiconductors is a two-line bidirectional asymmetrical ESD protection diode in SOT-23 package, rated for ±30 kV IEC 61000-4-2 contact/air discharge, 4 V reverse stand-off voltage (VRWM), 30 A peak pulse current (IPPM), and 429 W peak pulse power (PPP) - deployed in USB 2.0 data lines and industrial sensor interfaces.
For engineers reviewing the GSOT04C-G3-08 datasheet, GSOT04C-G3-08 pinout, GSOT04C-G3-08 application, or GSOT04C-G3-08 equivalent, key selection factors include clamping voltage at 30 A (11.2–14.3 V), low 310–450 pF capacitance at 0 V bias, AEC-Q101 qualification option, SOT-23 footprint compatibility, and BiAs-mode dual-line protection architecture.
Technical Context
The GSOT04C-G3-08 implements BiAs-MODE (Bidirectional Asymmetrical) protection: pins 1 and 2 connect to protected signal lines (L1/L2), pin 3 to ground, enabling independent clamping of positive transients via reverse breakdown (VBR = 5–7 V) and negative transients via forward conduction (VF ≤ 1.2 V). It supports parallel use of both internal diodes to double IPPM and reduce clamping voltage.
It also supports BiSy-MODE (single-line symmetrical): pin 1 to signal line, pin 2 to ground (pin 3 floating), delivering matched ±15.7–18.8 V clamping at 30 A with 155–225 pF capacitance - suitable for RS-485 or CAN bus stub protection where polarity symmetry is required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ESD Immunity | ±30 kV contact & air discharge per IEC 61000-4-2 - meets highest system-level ESD robustness requirements for consumer and automotive ports. |
| Reverse Stand-off Voltage (VRWM) | 4 V - ensures no leakage or loading on 3.3 V digital I/O lines during normal operation. |
| Peak Pulse Current (IPPM) | 30 A per path (pin1–pin3 or pin2–pin3) per IEC 61000-4-5 - handles severe surge events without failure. |
| Clamping Voltage (VC) | 11.2–14.3 V at 30 A - limits transient overvoltage to safe levels for downstream 5 V-tolerant receivers. |
| Capacitance (CD) | 310–450 pF at 0 V, 200 pF at 2 V - optimized for <10 Mbps USB 2.0 and I²C without signal integrity degradation. |
| Operating Temperature | −55 °C to +150 °C - supports under-hood automotive and industrial control environments. |
| AEC-Q101 Qualified | Available in AEC-Q101-qualified variant - enables use in automotive infotainment and body electronics. |
Pinout & Package
SOT-23 package (3-pin, standard leadframe, e3 Sn plating, MSL level 1, 260 °C max reflow).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Signal Line 1 (L1) Anode/Cathode | Connects to first protected data line; forms one half of BiAs protection pair with pin 3. |
| Pin 2 | Signal Line 2 (L2) Anode/Cathode | Connects to second protected data line; forms second half of BiAs protection pair with pin 3. |
| Pin 3 | Ground Reference | Must be connected to system ground to enable bidirectional clamping; defines common reference for both protection paths. |
Key Features
| Feature | Design Value |
|---|---|
| Two-line ESD protection | Single SOT-23 device protects two independent signal lines simultaneously - reduces BOM count and PCB area vs. discrete diodes. |
| BiAs-MODE architecture | Asymmetric clamping (low VF for negative, controlled VBR for positive) minimizes ground bounce and improves noise margin in differential interfaces. |
| Low leakage current | IR ≤ 20 μA at 4 V - prevents DC loading on high-impedance sensor outputs or battery-powered I/O. |
| Parallelable design | Both internal diodes can be used in parallel to double IPPM (to 60 A) and halve effective series impedance - lowers clamping voltage under extreme surges. |
| Green RoHS-compliant | e3 Sn plating and halogen-free molding compound - satisfies IPC-1752A material declarations and automotive ELV compliance. |
Applications
| USB 2.0 Data Lines | Industrial Sensor Interfaces |
|---|---|
Use Scenario: Protecting D+ and D− lines of USB 2.0 peripherals against ESD events during hot-plug insertion in factory automation equipment. IC Role / Device Role / Timing Role: Two-line transient voltage suppressor placed immediately before the USB PHY, operating in BiAs-MODE with pin 3 grounded. Use Value: 4 V VRWM avoids signal distortion on 3.3 V logic; 310–450 pF capacitance preserves eye diagram integrity up to 480 Mbps. | Use Scenario: Shielding analog output lines (e.g., 4–20 mA current loop transmitters) from ESD in harsh manufacturing environments. IC Role / Device Role / Timing Role: Bidirectional clamp on paired signal/return lines, leveraging BiAs-MODE to suppress both positive and negative transients without polarity constraints. Use Value: −55 °C to +150 °C operating range ensures reliability in uncontrolled ambient conditions; ±30 kV immunity exceeds IEC 61000-4-2 Level 4. |
| Automotive Infotainment Ports | RS-485 Stub Protection |
Use Scenario: Safeguarding HDMI CEC or UART debug lines in head unit modules exposed to service technician handling. IC Role / Device Role / Timing Role: Single-device dual-line protector in AEC-Q101-qualified configuration, mounted at connector entry point. Use Value: AEC-Q101 qualification validates long-term reliability under thermal cycling and vibration; 11.2–14.3 V VC at 30 A prevents latch-up in 5 V-tolerant microcontrollers. | Use Scenario: Adding localized ESD protection to unterminated RS-485 stubs in distributed control networks. IC Role / Device Role / Timing Role: Configured in BiSy-MODE (pin 1 to A, pin 2 to B, pin 3 open) to provide symmetrical clamping on differential pair. Use Value: 155–225 pF capacitance avoids skew between A/B lines; matched ±15.7–18.8 V clamping maintains common-mode rejection during transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ESD protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| VGSOT04C-G3-08 | Successor family with identical pinout, same SOT-23 package, improved leakage (IR ≤ 10 μA at 4 V), and extended lifetime beyond January 2025 EOL date. | Drop-in replacement for new designs; not recommended for legacy production due to different date-code traceability and qualification documentation. | Select VGSOT04C-G3-08 for designs entering production after Q2 2025 or requiring extended supply continuity. |
| SMF05CT1G | Single-line 5 V VRWM TVS in SOD-123; 30 A IPPM but no integrated dual-path topology - requires two devices for two-line protection. | Higher board area, no BiAs/BiSy mode flexibility; lacks AEC-Q101 option and tighter capacitance control (CD = 500 pF typical). | Choose only when dual-line integration is unnecessary and cost-per-line is prioritized over layout efficiency. |
Compared with VGSOT04C-G3-08, the original GSOT04C-G3-08 offers identical electrical performance and footprint but reaches end-of-life in January 2025; versus SMF05CT1G, it delivers true two-line integration, lower capacitance, and automotive qualification - reducing component count and improving signal fidelity in space-constrained interfaces.
Availability
GSOT04C-G3-08 is available at Aetrix Electronics and suitable for USB 2.0 interface protection, industrial sensor signal conditioning, and automotive infotainment port hardening requiring stable component supply through its January 2025 end-of-life date.
Supply support for GSOT04C-G3-08 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Semiconductors is a global leader in discrete semiconductors, specializing in high-reliability diodes, MOSFETs, optoelectronics, and passive components for automotive, industrial, and computing markets.
The GSOTxxC family was engineered specifically for compact, high-density ESD protection of high-speed data lines - balancing low capacitance, precise clamping, and AEC-Q101 readiness in standardized SOT-23 packaging.
FAQ
What is the maximum reverse working voltage (VRWM) of the GSOT04C-G3-08?
The GSOT04C-G3-08 has a maximum reverse working voltage (VRWM) of 4 V, verified per datasheet Section 6 (ELECTRICAL CHARACTERISTICS GSOT04C). This rating ensures minimal leakage and no signal loading on 3.3 V logic lines during normal operation, making it suitable for USB 2.0, I²C, and other low-voltage serial interfaces. The VRWM is measured at IR ≤ 20 μA.
How does the GSOT04C-G3-08 support two-line protection?
The GSOT04C-G3-08 supports two-line protection via its BiAs-MODE architecture: pins 1 and 2 connect to separate signal lines (e.g., D+ and D−), while pin 3 connects to ground. Each internal diode (pin1–pin3 and pin2–pin3) operates independently, providing asymmetric clamping - positive transients trigger reverse breakdown, negative transients conduct forward. This eliminates need for two discrete diodes.
Can the GSOT04C-G3-08 be used in automotive applications?
Yes - an AEC-Q101-qualified version of the GSOT04C-G3-08 is available (per Ordering Information table and Features section). It meets stress test requirements for temperature cycling, mechanical shock, and ESD robustness defined in AEC-Q101, enabling deployment in automotive infotainment, body control modules, and sensor hubs where reliability under harsh environmental conditions is mandatory.
What is the clamping voltage of the GSOT04C-G3-08 at 30 A peak pulse current?
At 30 A peak pulse current (IPPM), the reverse clamping voltage (VC) of the GSOT04C-G3-08 is 11.2–14.3 V (per ELECTRICAL CHARACTERISTICS GSOT04C, Table on page 6). This value reflects worst-case clamping under IEC 61000-4-5 8/20 µs surge conditions and ensures downstream 5 V-tolerant ICs remain within safe operating limits during transient events.
Is there a direct replacement for the GSOT04C-G3-08 after its January 2025 end-of-life?
Yes - Vishay specifies VGSOT04C-G3-08 as the alternative device (per document title and "End of Life January 2025" notice). It shares identical pinout, SOT-23 package, and electrical specifications, with improvements including lower leakage (IR ≤ 10 μA) and extended product lifecycle. Migration requires no PCB changes but should account for updated qualification documentation and traceability protocols.
GSOT04C-G3-08 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- TO-236-3, SC-59, SOT-23-3
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Type:
- Zener
- Unidirectional Channels:
- 2
- Bidirectional Channels:
- -
- Voltage - Reverse Standoff (Typ):
- 4V (Max)
- Voltage - Breakdown (Min):
- 5V
- Voltage - Clamping (Max) @ Ipp:
- 14.3V
- Current - Peak Pulse (10/1000µs):
- 30A (8/20µs)
- Power - Peak Pulse:
- 429W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- 310pF @ 1MHz
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-3
GSOT04C-G3-08 FAQ
1.How can I place an order for GSOT04C-G3-08 through Aetrix?
Please submit a Request for Quotation (RFQ) for GSOT04C-G3-08 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for GSOT04C-G3-08 reliable?
The price and inventory of GSOT04C-G3-08 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for GSOT04C-G3-08 is usually 5 days.
3.What payment methods are accepted for GSOT04C-G3-08?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for GSOT04C-G3-08 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for GSOT04C-G3-08?
GSOT04C-G3-08 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your GSOT04C-G3-08 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for GSOT04C-G3-08?
For technical support, including GSOT04C-G3-08 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your GSOT04C-G3-08 requirements.
6.How does Aetrix verify that GSOT04C-G3-08 is sourced from the original manufacturer or authorized distributors?
All GSOT04C-G3-08 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that GSOT04C-G3-08 meets industry standards.
7.What is the process for return or replacement of GSOT04C-G3-08?
All GSOT04C-G3-08 units undergo pre-shipment inspection (PSI). If there is an issue with GSOT04C-G3-08, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The GSOT04C-G3-08 part is unused and in its original packaging.
Return procedure for GSOT04C-G3-08:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
GSOT04C-G3-08 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
